ETHzürich

spcl.inf.ethz.ch **DINFK**

T. HOEFLER

WITH S. DI GIROLAMO, D. DE SENSI, K. TARANOV, L. BENINI, R. E. GRANT, R. BRIGHTWELL, A. KURTH, M. SCHAFFNER, T. SCHNEIDER, J. BERÁNEK, M. BESTA, D. ROWETH

New trends for sPIN-based in-network computing:

from sparse reductions to RISC-V acceleration!





The Development of High-Performance Networking Interfaces







Data Processing in modern RDMA networks

a lot the second second second



Mellanox ConnectX-6: 1 packet/2.5ns Tomorrow (400G): 1 packet/1.2ns



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate



spcl.inf.ethz.ch **ETH** zürich 🥣 @spcl_eth

The future of High-Performance Networking Interfaces

OpenCL



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate

sPIN



sPIN NIC - Abstract Machine Model for Packet Processing





sPIN – Programming Interface

heduler

Packet

Tail Payload Header



_handler int pp_header_handler(const ptl_header_t h, void *state) {
 pingpong_info_t *i = state;
 i->source = h.source_id;
 return PROCESS_DATA; // execute payload handler to put from device

Payload handler

_handler int pp_payload_handler(const ptl_payload_t p, void * state) {
 pingpong_info_t *i = state;
 PtlHandlerPutFromDevice(p.base, p.length, 1, 0, i->source, 10, 0, NULL, 0);
 return SUCCESS;

Completion handler

```
__handler int pp_completion_handler(int dropped_bytes,
```

bool flow control triggered, void *state) {

return SUCCESS;

connect(peer, /* ... */, &pp_header_handler, &pp_payload_handler, &pp_completion_handler);



RDMA vs. sPIN in action: Streaming Ping Pong



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate



Talk roadmap



Motivation and Overview







In-network reductions





In-network compute use cases



Network-accelerated datatypes



sPIN-FS





Erasure coding



Quantization Allreduce and other collectives



Packet classification and pattern matching



Serverless



RDMA

 2^{10}

Block/Stride Size

 2^{12}

 2^{14}

2⁶

2⁸

0 1 2 0 3 6 3 4 5 1 4 7 6 7 8 2 5 8

stride = $2 \times blocksize$

11.44 GiB/s

 2^{16}

2¹⁸

4 MiB transfer with varying blocksize



Gropp, W., et al., March. Improving the performance of MPI derived datatypes. *MPIDC'99*



0 1 2 0 3 6 3 4 5 1 4 7 6 7 8 2 5 8





Gropp, W., et al., March. Improving the performance of MPI derived datatypes. MPIDC'99

Input buffer

NN

Destination memory

22





Real Applications DDTs







A State of the second se











Fully one-sided & secure data access

up to 40% faster for small writes (1 KiB) and up to 16% for large ones (1 MiB)

Network-offloaded data replication

up to 4x for small writes (1 KiB) and up to 3.15x for large ones (1 MiB)

Network-offloaded erasure coding

up to 29x and 3.3x better bandwidth for 1 KiB and 512 KiB blocks w.r.t. INEC-TriEC

Bonus: sPIN can reduce time-to-market of new solutions like TriEC!





Talk roadmap



Motivation and Overview







In-network reductions





Architectural principles for in-network compute



Low latency, full throughput



Support for wide range of use cases

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$\sim$

Easy to integrate

Requirements	Descriptions
	<ul> <li>Various types of objects to connect : xPU, SSDs, NICs, HDDs,</li> </ul>
Diversity	Various link distances : on die, on package, on board, inside box, in cluster, in data center
	Rich functions : cache coherency, peripheral semantics, network semantics, application semantics
	Cost and power consumption constraints: pi/bit, \$/Gbps
	Lowest latency under ideal conditions and Long Tail Effects in practical scenarios
Low Latency	Network latency and latency inside box
	NIC bandwidth _ bandwidth inside box _ cross-section bandwidth
ligh Bandwidth	<ul> <li>Complex network topology, routing, and congestion control</li> </ul>
	Connection type and bandwidth determine the total cost





#### Architectural principles for in-network compute





### Architectural principles for in-network compute



Support for wide range of use cases



Network-accelerated datatypes [1]



**Zoo-sPINNER** consensus protocols



Allreduce and other collectives





pattern matching

Packet classification and

Stateful computation support



Handlers isolation

**Erasure coding** 



### Architectural principles for in-network compute



No. 10 and the second second



## **PsPIN: A PULP-powered implementation of sPIN**





and the second second second second

#### **Application perspective**



3

Define and offload handlers

#### **Telemetry:**

telemetry_hh(), telemetry_ph(), telemetry_th();
Filtering:
filter_hh(), filter_ph, filter_th();

A STATE OF THE REAL PROPERTY AND A STATE OF THE REAL PROPERTY AND





Define matching rule: e.g., (IP packets) -> EC_filter



#### **Network perspective**



3

4

- Match packet to execution context e.g., (IP packets) -> EC_filter
- 2 Write **PKT** to L2 pkt buffer and inform PsPIN of the new packet to process
  - Schedule the packet to a cluster (task: pkt pointer, handler fun)

Copy packet to L1 and run the handler

#### **Execution context: EC_filter**

filter_hh(), filter_ph(), filter_th(); NIC memory: STATE Host buffer: BUF

#### Scheduling overhead:

- 64 B packets: 12 ns
- 1 KiB packets: 26 ns





#### 400G Data Path





#### 400G Data Path

 $\rightarrow$  AXI4 512 bit  $\rightarrow$  AXI4 32 bit

And the Participant and the





#### 400G Data Path

 $\rightarrow$  AXI4 512 bit  $\rightarrow$  AXI4 32 bit





#### 400G Data Path

 $\rightarrow$  AXI4 512 bit  $\rightarrow$  AXI4 32 bit

and the second se





#### 400G Data Path

 $\rightarrow$  AXI4 512 bit  $\rightarrow$  AXI4 32 bit

A State of the second s





#### 400G Data Path

 $\rightarrow$  AXI4 512 bit  $\rightarrow$  AXI4 32 bit

Contraction of the second second





## **Circuit Complexity and Power Estimations**

#### GlobalFoundries 22nm FDSOI @ 1GHz

Area:			
95 MGE (18	.5 mm2,	, 70% layou	t density)
Power:			
6.1 W (98%	dynami	c power, wo	orst case)

Component	1	Area (mm	(2)	Power (W)		
Component	Unit	Total	Perc.	Unit	Total	Perc.
PsPIN	18.47	18.47	100.0%	6.08	6.08	100.0%
$\downarrow$ L2 memories (×1)	9.48	9.48	51.3%	1.09	1.10	18.1%
$\rightarrow$ Interconnect (×1)	0.57	0.57	3.0%	0.71	0.71	11.7%
	1.99	7.95	43.0%	0.94	3.77	62.0%
<b>∟ L1</b> (×1)	1.65	1.65	82.9%	0.52	0.52	55.3%
$rightarrow Core (\times 8)$	0.01	0.08	4.0%	0.02	0.14	15.3%
$\vdash$ Instr. cache (×1)	0.08	0.08	4.0%	0.14	0.14	15.1%
$\vdash$ Interconnect (×1)	0.06	0.06	3.0%	0.11	0.11	11.3%





Mellanox BlueField: 16 A72 64bit cores Estimated area: 51 mm2



## **NIC integration**



the second s







# **Experimental results**

a light the second service the second





#### **Handlers Characterization**





Full packet processing aggregate, histogram, reduce





Packet Scheduler	Cluster 0 DMA CSCHED	L1 TCDM H H H H H H H H	L2 packet buffer
DMA engine (off-cluster)	Cluster 1 DMA CSCHED	L1 TCDM H H H H H H H H	L2 program
Command unit	Cluster 2 DMA CSCHED	L1 TCDM H H H H H H H H	memory
Monitoring & control	Cluster 3 DMA CSCHED	L1 TCDM H H H H H H H H	L2 handler memory

S. Di Girolamo et al.: "A RISC-V in-network accelerator for flexible high-performance low-power packet processing", ISCA'21



#### How about other architectures?

ault @ CSCS



Xeon Gold @ 3 GHz (18-core, 4-way superscalar, OOO, 64-bit)





zynq



ARM Cortex-A53 @ 1.2 GHz (4 cores, 2-way superscalar, 64-bit) Per–core throughput/area



Arch.	Tech.	Die area	PEs	Memory	Area/PE	Area/PE (scaled)
ault	14 nm	485 mm ² [4]	18	43.3 MiB	17.978 mm ²	35.956 mm ²
zynq	16 nm	3.27 mm ² [3]	4	1.125 MiB	0.876 mm ²	1.752 mm ²
<b>PsPIN</b>	22 nm	18.5 mm ²	32	12 MiB	0.578 mm ²	0.578 mm ²

PsPIN

Packet Scheduler	Cluster 0 DMA CSCHED	L1 TCDM H H H H H H H H	L2 packet buffer
DMA engine (off-cluster)	Cluster 1 DMA CSCHED	L1 TCDM H H H H H H H H	L2 program
Command unit	Cluster 2 DMA CSCHED	L1 TCDM H H H H H H H H	memory
Monitoring & control	Cluster 3 DMA CSCHED	L1 TCDM Н Н Н Н Н Н Н Н	L2 handler memory

RI5CY (RISC-V) @ 1 GHz (32 cores, single-issue, in-order, 32-bit)



#### How about other architectures?



# A RISC-V in-network accelerator for flexible high-performance low-power packet processing

Salvatore Di Girolamo*, Andreas Kurth[†], Alexandru Calotoiu*, Thomas Benz[†], Timo Schneider*, Jakub Beránek[‡], Luca Benini[†], Torsten Hoefler*

*Dept. of Computer Science, ETH Zürich, Switzerland †Integrated System Laboratory, ETH Zürich, Switzerland ‡IT4Innovations, VŠB - Technical University of Ostrava

 *  {first.lastname}@inf.ethz.ch,  †  {first.lastname}@iis.ee.ethz.ch,  ‡  jakub.beranek@vsb.cz

Abstract—The capacity of offloading data and control tasks to the network is becoming increasingly important, especially if we consider the faster growth of network speed when compared to CPU frequencies. In-network compute alleviates the host CPU load by running tasks directly in the network, enabling additional computation/communication overlap and potentially improving overall application performance. However, sustaining bandwidths provided by next-generation networks, e.g., 400 Gbit/s, can become a challenge. sPIN is a programming model for in-NIC compute, where users specify handler functions that are executed on the NIC, for each incoming packet belonging to a given message or flow. It enables a CUDA-like acceleration, where the NIC is equipped with lightweight processing elements that process network packets in parallel. We investigate the architectural specialties that a sPIN NIC should provide to enable high-performance, low-power, and flexible packet processing. We introduce PsPIN, a first open-source sPIN implementation, based on a multi-cluster RISC-V architecture and designed according to the identified architectural specialties. We investigate the performance of PsPIN with cycle-accurate simulations, showing that it can process packets at 400 Gbit/s for several use cases, introducing minimal latencies (26 ns for 64 B packets) and occupying a total area of 18.5 mm² (22 nm FDSOI).

data into user-space memory. Even though this greatly reduces packet processing overheads on the CPU, the incoming data must still be processed. A flurry of specialized technologies exists to move additional parts of this processing into network cards, e.g., FPGAs virtualization support [22], P4 simple rewriting rules [13], or triggered operations [9].

Streaming processing in the network (sPIN) [28] defines a unified programming model and architecture for network acceleration beyond simple RDMA. It provides a user-level interface, similar to CUDA for compute acceleration, considering the specialties and constraints of low-latency line-rate packet processing. It defines a flexible and programmable network instruction set architecture (NISA) that not only lowers the barrier of entry but also supports a large set of use-cases [28]. For example, Di Girolamo et al. demonstrate up to 10x speedups for serialization and deserialization (marshalling) of non-consecutive data [20].

While the NISA defined by sPIN can be implemented on existing SmartNICs [1], their microarchitecture (often standard ARM SoCs) is not optimized for packet-processing tasks. In



## Talk roadmap



Motivation and Overview



Hardware Implementation





#### **In-network reductions**





# sPIN switch motivation

# We can reduce the required network bandwidth for allreduce by 2x if we **offload the operation into the network**





# State of the art



F1 – custom operators and types
F2 – unstructured and sparse data
F3 – determinism/reproducibility



## sPIN switch architecture – same core sPIN system design!

and the second second second





## **Allreduce basics**



a second and a sec

#### Packets in a **block** need to be **aggregated** together

D. De Sensi et al.: "Flare: Flexible In-Network Allreduce", SC21

4

### An example timeline in a switch



a lot to an a farmer to

#### **Buffering and staggered sending**

#### Single buffer requires locking (or atomics)



#### Staggered block sending mitigates locking – requires some buffer memory





## **Results – cycle accurate simulations**





**Communication time** of a **ResNet50** iteration with **sparsified gradients** (99.8% sparse)







SPCL is hiring PhD students and highly-qualified postdocs to reach new heights!

