Optimizing Data Layouts For Irregular Applications on a Migratory Thread Architecture

Thomas Rolinger^{1,2}, Christopher Krieger², Alan Sussman¹

¹ University of Maryland ² Laboratory for Physical Sciences







Overview

- Emerging memory-centric architectures
 - fundamentally different from conventional systems
 - require different approaches to obtain high performance
- This work: optimizing data layouts
 - focus on applications with irregular data access patterns
 - makes static optimizations hard

Outline


- Migratory Thread Architecture
 - Emu
 - Data Layouts
- Framework for optimizing data layouts
 - cost model
 - optimization: block placement
- Case Study
 - Sparse Matrix Vector Multiply

Migratory Thread Architecture

- Studied in this work: **Emu**
- "Cheaper" to move program instead of data
- Threads migrate to remote data on reads
 - migration context: ~ 200 bytes (live registers, PC)
 - stores performed as remote updates (thread does not migrate)
 - no direct analogue to this on conventional systems
- Consequences
 - data layout directly impacts work distribution and hardware load balancing
 - load balance != equally distributing data
 - cannot pin/isolate threads to hardware resources


The Emu Architecture

- Gossamer Core (GC)
 - cache-less
 - supports up to 64 concurrent lightweight threads
- Nodelets combined to form nodes
- Threads move between nodelets
 - intra-node: migration engine
 - inter-node: Serial RapidIO link(s)
- Partitioned Global Address Space (PGAS)
- Migrations performed by hardware
 - no user intervention




The Emu Architecture

- Gossamer Core (GC)
 - cache-less
 - supports up to 64 concurrent lightweight threads
- Nodelets combined to form nodes
- Threads move between nodelets
 - intra-node: migration engine
 - inter-node: Serial RapidIO link(s)
- Partitioned Global Address Space (PGAS)
- Migrations performed by hardware
 - no user intervention



The Emu Architecture

- Gossamer Core (GC)
 - cache-less
 - supports up to 64 concurrent lightweight threads
- Nodelets combined to form nodes
- Threads move between nodelets
 - intra-node: migration engine
 - inter-node: Serial RapidIO link(s)
- Partitioned Global Address Space (PGAS)
- Migrations performed by hardware
 - no user intervention



System used in our work: Emu Chick8 nodes (32 nodelets), Arria10 FPGA hardwareNodes requiring two hops: $0 \leftarrow \rightarrow 7$ $1 \leftarrow \rightarrow 6$ $2 \leftarrow \rightarrow 5$ $3 \leftarrow \rightarrow 4$


Data Layouts on Emu

- Data layout is everything on Emu
 - data layout is the only "knob" we can control
- Performance metrics to characterize "bad" layouts:
 - induces many thread migrations
 - migrations are expensive
 - induces poor load balancing
 - thread migration hot spots

Problem Statement


- **Question**: How should we lay out our data to achieve high performance?
- Answer: it depends on the data access pattern of the application
 - not known until runtime for irregular applications
- Proposed framework
 - **profile-driven** data layout optimizations
- Focus of this work: block distributions
 - chunk up data into blocks and distribute blocks to nodelets
 - blocks can have different sizes

Profile-driven Data Layout Optimizations



Profile-driven Data Layout Optimizations

Focus of this talk




In full paper: details of data-centric profiler and block distribution library


Optimization: Block Placement

- Optimization to consider:
 - **INPUT**: existing data layout (mapping of blocks to nodelets)
 - **OUTPUT**: new data layout
 - move a block from its original nodelet to another such that its total memory access cost is reduced
 - but also avoid creating migration hot spots
- Need a cost model to help guide optimization
 - This talk \rightarrow high level overview
 - Full paper \rightarrow more formal description


Cost Model Step 1.) How much does an access cost?




Cost ModelStep 1.) How much does an access cost?




Cost ModelStep 1.) How much does an access cost?



Cost Model • Step 1.) How much does an access cost?



Cost Model • **Step 1.)** How much does an access cost?



- Step 2.) What is the memory access cost for each block?
 - For a given nodelet *i* and block *b* on nodelet *j*
 - (# accesses to **b**) X (cost of access from **i** to **j**)
 - Sum up across all nodelets to get a "total" latency for the block, measured in cycles

- Step 2.) What is the memory access cost for each block?
 - For a given nodelet *i* and block *b* on nodelet *j*
 - (# accesses to **b**) X (cost of access from **i** to **j**)
 - Sum up across all nodelets to get a "total" latency for the block, measured in cycles


Steps 1—2 tell us how to find nodelet that will give the lowest memory access cost for a given block

But need way to consider load balancing of resources

• Step 3.) How are the threads moving around?

 Memory profiler provides info about how threads access blocks (and nodelets) over time

- Step 3.) How are the threads moving around?
 - Profiler provides info about how threads access blocks (and nodelets) over time



Maximum threads supported per nodelet → 192


- Step 3.) How are the threads moving around?
 - Profiler provides info about how threads access blocks (and nodelets) over time

block "load" \rightarrow

independent of its

placement


22



- **Step 3.)** How are the threads moving around?
 - Profiler provides info about how threads access blocks (and nodelets) over time

activity

23



- Step 4.) Compute performance impact of each block → prioritize the blocks
 - Experiments showed that attempting to move all blocks is generally bad
 - Also found that the order in which we attempt to move blocks is crucial
- Considers memory access latency (based on its current placement) as well as block load

- Step 5.) Compute placement cost of block b on nodelet n
 - Considers both memory access latency and the resulting load on nodelet *n* IF block *b* were to be placed on nodelet *n*
 - Does not require re-running or profiling of application to compute → relies on existing profiler data only

Optimization Algorithm


- See full paper for details
- Basic idea:
 - prioritize/sort blocks based on performance impact
 - Place block b on the nodelet n that gives the lowest placement cost
- Update model between placements
 - does not require re-running the program
- Complexity: O(BlogB + BN²)
 - N = # nodelets = 32 (not data dependent)
 - B = # blocks
 - Common case $B == N \rightarrow O(N^3)$

Case Study: SpMV

- Sparse Matrix Vector Multiply
 - fundamental kernel in graph analytics
- Ax = b
 - $A \rightarrow$ sparse matrix
 - $x \rightarrow$ dense input vector
 - **b** \rightarrow dense output vector
- x is split into equal sized blocks
 - default layout (block *i* on nodelet *i*).
- System: 32 nodelets (8 nodes), 192 threads per nodelet → 6,144 migrating threads total


SpMV Performance Gains

New Data Layouts Vs Default



SpMV Performance Gains

New Data Layouts Vs Default



Future Work

- Consider more optimizations
 - copy/replicate blocks
 - adjust block sizes
 - optimize layout for more than one data structure at a time
- More refined cost model
 - better understanding of thread activity
 - consider memory consumption
- Evaluate more applications
- Runtime optimizations
 - not feasible with current Emu hardware

Conclusions

- Data placement is crucial to performance on migratory thread architectures
 - fundamental differences in how to approach data layouts when compared to conventional systems
- Our framework is **application independent**
 - relies on memory trace analysis and cost model
 - target use cases: iterative applications
 - cost of profiling/optimization can be amortized

- Emerging memory-centric architectures
 - fundamentally different from conventional systems
 - require different approaches to obtain high performance
- This work: optimizing data layouts
 - focus on applications with irregular data access patterns
 - $\operatorname{run} \rightarrow \operatorname{profile} \rightarrow \operatorname{model} \rightarrow \operatorname{optimize}$

Contact:

Thomas Rolinger (tbrolin@cs.umd.edu)

32