VI-HPS Santiago 2011


SPARELL DOM SPARELL DOM SPARELL DOM SPARELL DOM

PAPI: Performance API Introduction & overview

Andrés Ávila Centro de Modelación y Computación Científica Universidad de La Frontera aavila@ufro.cl

March 2012





Motivation

VI-HPS

PERFORMANCE ANALYSIS

- Use of OS timers
 - Granularity:=0
 - Size problem: as much as I can wait
- Use of language libraries
 - Time between two lines
 - Hand made instrumentation
 - Algorithm hint: $O(n^2)$ in ops
- Other SW tools
 - Pipelining
 - Optimizers
 - Different OS

>time ./a.out real 8m43.858s user 8m26.445s sys 0m0.616s

> #include "time.h" int main() time t start, end; time(&end); printf("Time is %.5f \n",difftime(end,start)); time(&start); time(&end); printf("Time is %.5f \n",difftime(end,start)); time(&start); time(&end);


Motivation

PERFORMANCE ANALYSIS

- Processor architecture
 - Very different choices
 - PC
 - Buses
 - Memory hierarchy
 - Memory wall

• Hardware performance monitors

- For collecting processor information
- For monitoring threads
- Appeared in 1995(?)
- Intel Pentium Pro: two 40-bit counters for secondary cache misses
- UltraSPARC secondary cache referencies and hits, IBM POWER 2, MIPS R10000
- Access through low level programming



VI-HPS






Hardware Performance Counters

- Small set of registers
- Counting *events/signals*

PAPI GOALS


To ease accessing HWPC
To define a standard/ portability
To aid performance analysis, modelling and tuning



Architecture



- **High level routines**: specific simple counters
- Low level routines: several counters as an *EventSet*
- Reference implementation: *substrate layer*



Standard events



- Predefined with HPC community (1999)
- Useful for tuning
- Include:
 - Memory hierarchy
 - Cache coherence protocol events
 - Cycle and instruction counts
 - Functional units
 - Pipeline status
- Focus on improving memory utilization
- Summarized in a library for C and Fortran



EXAMPLES MEMORY

| PAPI_L1_DCM | Level 1 data cache misses |
|-------------|---|
| PAPI_L1_ICM | Level 1 instruction cache misses |
| PAPI_L2_DCM | Level 2 data cache misses |
| PAPI_L2_ICM | Level 2 instruction cache misses |
| PAPI_L3_DCM | Level 3 data cache misses |
| PAPI_L3_ICM | Level 3 instruction cache misses |
| PAPI_L1_TCM | Level 1 total cache misses |
| PAPI_L2_TCM | Level 2 total cache misses |
| PAPI_L3_TCM | Level 3 total cache misses |
| PAPI_TLB_DM | Data translation lookaside buffer misses |
| PAPI_TLB_IM | Instruction translation lookaside buffer misses |
| PAPI_TLB_TL | Total translation lookaside buffer misses |
| PAPI_L1_LDM | Level 1 load misses |
| PAPI_L1_STM | Level 1 store misses |
| PAPI_L2_LDM | Level 2 load misses |
| PAPI_L2_STM | Level 2 store misses |

VI-HPS

Examples cache coherence

| PAPI_CA_SNP | Snoops |
|-------------|---|
| PAPI_CA_SHR | Request for access to shared cache line |
| PAPI_CA_CLN | Request for access to clean cache line |
| PAPI_CA_INV | Cache line invalidation |
| PAPI_CA_ITV | Cache line intervention |
| PAPI_TLB_SD | Translation lookaside buffer shootdowns |

Examples cycles and instructions

| Total cycles | |
|--|--|
| Total instructions issued | |
| Total instruction completed | |
| Integer instructions completed | |
| Floating point instructions completed | |
| Load instructions completed | |
| Store instructions completed | |
| Total load/store instructions completed | |
| FMA instructions completed | |
| Vector/SIMD instructions completed | |
| Unconditional branch instructions completed | |
| Conditional branch instructions completed | |
| Conditional branch instructions taken | |
| Conditional branch instructions not taken | • |
| Conditional branch instructions mispredicted | |
| | Total instructions issuedTotal instruction completedInteger instructions completedFloating point instructions completedLoad instructions completedStore instructions completedTotal load/store instructions completedFMA instructions completedVector/SIMD instructions completedUnconditional branch instructions completedConditional branch instructions completedConditional branch instructions not taken |

How to use it

Memory hierarchy

- Load/store: memory addressing process
- First, check L1 cache.
 - If it is present, L1 cache hit and out
 - Else, L1 cache miss and goto L2 cache
- Check L2 cache
- Check L3 cache
- Check TLB

VI-HPS



Old latencies for MIPS 10000

| CPU register | 0 cycles |
|---|--------------------------------|
| L1 cache hit | 2 or 3 cycles |
| L1 cache miss satisfied by L2 cache hit | 8 to 10 cycles |
| L2 cache miss satisfied from main | 75 to 250 cycles |
| memory, no TLB miss | |
| TLB miss requiring only reload of TLB | 2000 cycles |
| TLB miss requiring virtual page to be | Hundreds of millions of cycles |
| loaded from backing store | |

L1 data cache hit rate

=1- PAPI_L1_DCM/(PAPI_LD_INS+PAPI_SR_INS)

DCM: data cache miss

Hint 1: Over 0.95, good cache performance

Hint 2: large PAPI_TLB_DM data spread over many
pages



Other hints

- *Hint 3:* PAPI_TOT_INS/PAPI_TOT_CYC must be low or stalling
- *Hint 4:* PAPI_LST_INS/PAPI_TOT_CYC density of memory in the program
- *Hint 5:* PAPI_FP_INS/PAPI_TOT_CYC density of floating point operations
- *Hint 6:* high PAPI_LD_INS/PAPI_L1_DCM is a dense numerical program

Hardware counters on Linux

• IA-32 P6 family

- Two 40-bit counters
- Either count events or measure time
- More events and greater control
- Based on perfctr linux command

AMD Athlon

- Four 48-bit counters
- Either count events or measure time
- Not guaranteed to be fully accurate

• IA-64 family


- Four counters and four overflow status registers
- Events grouped by: basics, execution, memory, cycle counting, branch events, hierarchy, system
- Focus on L3 properties

VI-HPS

Other characteristics



- Record data either by counting or sampling modes
- Graphical interfaces
- MPI
- Scalability
- Problems
 - How to choose events?
 - How to analyze data?




First example: Itanium 2 registers VI-HPS


- Hardware: performance monitor control registers
 - PMC4-PMC7: counting occurences
 - PMC10-11: instruction/data event addresses
 - PMC12: branch trace buffer
 - Focus on counting occurrences
- 300 different counters
 - CPU
 - Stalls
 - TLB
 - Cache hierarchy
 - Memory subsystem
- Several runs to get relevant performance aspects: *drill down* approach

- Yee_Bench Fortran 90 benchmark
- Finite difference time domain algorithm for Maxwell equations
- Performance of serial code depending on size
- Scaling up of algorithm means memory problems
- HW:
 - 2.0 GHz clock, 8Gb memory DDR 333,
 - L1 64 Kb and 64-byte lenght two-way associativity
 - L2 1Mb, associativity 16
- SW: compiler pgf90 5.2-4

Results: poor performance forN or N+1 power of two and no padding, memory problems



Results: L1 cache hit rate: drops by L1 misses



20

Algorithm


```
do k=1,nz ; do j=1,ny ; do i=1,nx
Hx(i,j,k) = Hx(i,j,k) + ( (Ey(i,j,k+1)-Ey(i,j ,k))*Cbdz + &
(Ez(i,j,k )-Ez(i,j+1,k))*Cbdy )
Hy(i,j,k) = Hy(i,j,k) + ( (Ez(i+1,j,k)-Ez(i,j,k ))*Cbdx + &
(Ex(i ,j,k)-Ex(i,j,k+1))*Cbdz )
Hz(i,j,k) = Hz(i,j,k) + ( (Ex(i,j+1,k)-Ex(i ,j,k))*Cbdy + &
(Ey(i,j ,k)-Ey(i+1,j,k))*Cbdy + &
```

end do ; end do ; end do

- Four loads previously used
- L1 cache line eight 64-bit FP values
- One miss for each six new values
- L1 cache hit rate= 94.2%

On Intel Itanium 2: L3 cache hit rate

Data travelled in one iteration: 64*100²=0.61Mb




Third example: cache and TLB $\sqrt{1-HPS}$

Events

| PAPI_L1_DCM | Level 1 data cache misses |
|-------------|---------------------------|
| PAPI_L2_DCM | Level 2 data cache misses |
| PAPI_L3_DCM | Level 3 data cache misses |
| PAPI_TLB_DM | Data TLB misses |


Two benchmarks: papi_cacheSize and papi_cacheBlock



Some comments



- Graphic interface *perfometer*
- Terascale
- Automatic collection and analysis
- GPUs
- PAPI-C: multiple measurement
- User-defined events: define own user's measurements
- Deterministic results?



High level counters



- *high-level.c* are the available counters
- Initialize: PAPI_start_counters(*events, array_length)
 - *events -- an array of codes for events such as PAPI_INT_INS or a native event code.

```
int Events[NUM_EVENTS] = {PAPI_TOT_INS};
```

- array_length -- the number of items in the events array.
- **Execution:** floating point or total instruction rates

```
PAPI_flips(*real_time, *proc_time, *flpins, *mflips)
PAPI_flops(*real_time, *proc_time, *flpins, *mflops)
PAPI_ipc(*real_time, *proc_time, *ins, *ipc)
```

• Read, accumulate, stop:

```
PAPI_read_counters(*values, array_length)
PAPI_accum_counters(*values, array_length)
PAPI_stop_counters(*values, array_length)
```

Low level counters



- EventSets
- **Initialization:** *PAPI_library_init(version)*
- **Create evet set:** *PAPI_create_eventset (*EventSet)*
- Add event

```
PAPI_add_event(EventSet, EventCode)
PAPI_add_events(EventSet, *EventCode, number)
```

• Start, read, add, stop

```
PAPI_start(EventSet)
PAPI_read(EventSet, *values)
PAPI_accum(EventSet, *values)
PAPI_stop(EventSet, *values)
```

- **Reset:** PAPI_reset(*EventSet*)
- Remove, empty, destroy, state

Instrumentation



#include <papi.h>

int main()

{

.....

EventSet = PAPI_NULL; long_long values[1] = {(long_long) 0};

/* 1. Initialize the PAPI library */

retval =

```
PAPI_library_init(PAPI_VER_CURRENT);
if (retval != PAPI_VER_CURRENT) {
    printf("PAPI library init error!\n");
    exit(1); }
```

```
/* 2. Create an EventSet */
if (PAPI_create_eventset(&EventSet)
!= PAPI_OK){
    printf("PAPI library create error!\n");
    exit(1); }
```

/* 3. Add Total Instructions Executed to
our EventSet */
if (PAPI_add_event(EventSet,
PAPI_L1_DCM) != PAPI_OK){
 printf("PAPI add PAPI_L1_DCM
error!\n");
 exit(1); }

/* 4. Start counting */
if (PAPI_start(EventSet) != PAPI_OK){
 printf("PAPI library start error!\n");
 exit(1); }


Instrumentation



```
/* 5. Read the counters*/
if (PAPI_read(EventSet, values) !=
PAPI_OK){
    printf("PAPI library read error!\n");
    exit(1); }
```

```
data[n]= values[0];
```

```
/* 6. Stop the counters */
if (PAPI_stop(EventSet, values) !=
PAPI_OK){
    printf("PAPI library stop error!\n");
    exit(1); }
}
```





- Check performance of some BLAS routines by
 - 1. L1DCA Level 1 Data Cache Access
 - 2. L1DCM Level 1 Data Cache Misses
 - 3. L2DCA Level 2 Data Cache Access
 - 4. L2DCM Level 2 Data Cache Misses
 - 5. L3DCA Level 3 Data Cache Access
 - 6. L3DCM Level 3 Data Cache Misses
 - 7. FPOPS Floating Point Operations
 - 8. TOTCYC Total Cycles



- **BLAS 1 dasum**: take a double vector and returns the sum of components as a single real
- The experiment is from 100Kb to 200Kb with 1280 steps, about 80 bytes.
- For L1DCA and L1DCM, we notice that there are three types of results:
 - The most common is L1DCA 43 and L1DCM 32.
 - Next, there are three cases of L1DCA 44 and L1DCM 33 at KB=100.016, 126.64 and 150
 - Finally there is only one case of L1DCA 45 and L1DCM 33 at 100.08.






Figure 1: Graphs of L1DCA and L1DCM.






Figure 2: Graphs of L2DCA, L2DCM, and L3DCA.



• Fitting a line,

L2DCA(KB) = 45.1534 + 36.0008KB,

L2DCM(KB) = 24.8951 + 4.0079KB,

with RMS 0.000967. Also,


L3DCA(KB) = -21.3985 + 6.8827KB,


with RMS 0.003052.

Intel Itanium II cache architecture:

- 16Kb L1D and 16Kb L1I
- 1Mb L2I, 256Kb L2D
- 12MB L3 per processor









- On-line performance data
- Several events
- Off-line Data Analysis
 - No visualization
 - Large datasets
- Increasing Hardware monitors
- Complex architectures
- Accuracy: Heisenberg principle





- PAPI publications <u>http://icl.cs.utk.edu/papi/pubs/index.html</u>
- Personal reports