Chapter 4: The Processor

ITSC 3181 Introduction to Computer Architecture https://passlab.github.io/ITSC3181/

> Department of Computer Science Yonghong Yan <u>yyan7@uncc.edu</u> <u>https://passlab.github.io/yanyh/</u>

Chapter 4: The Processor

Lecture

- 4.1 Introduction
- 4.2 Logic Design Conventions
- 4.3 Building a Datapath
- Lecture
 - 4.4 A Simple Implementation Scheme
- Lecture
 - 4.5 An Overview of Pipelining
- Lecture (Pipeline implementation), will not be covered!
 - 4.6 Pipelined Datapath and Control
 - 4.7 Data Hazards: Forwarding versus Stalling
 - 4.8 Control Hazards
 - 4.9 Exceptions
 - 4.13 Advanced Topic: An Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations
- Lecture (Advanced pipeline techniques and real-world CPU examples)
 - 4.10 Parallelism via Instructions
 - 4.11 Real Stuff: The ARM Cortex-A8 and Intel Core i7 Pipelines
 - 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply
 - 4.14 Fallacies and Pitfalls
 - 4.15 Concluding Remarks

Introduction

CPU Time =

Instructions

Program

Clock cycles

Instruction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two CPU implementations
 - A simplified version
 - A more realistic and pipelined version
- Simple subset, shows the most aspects
 - Memory reference: Id/lw, sd/sw
 - Arithmetic-logical: add, sub, and, and or
 - Condition branch: beq (branch if equal)



Seconds

Clock cycle

Instruction Set Architecture: The Interface Between Hardware and Software



0000000010100110011010000100011 00000000000000001000000001100111

4

RISC-V and X86_64 Assembly Example

High-level language program (in C)	<pre>swap(size_t v[], size_t k) { size_t temp; temp = v[k];</pre>	MacBook-Pro-8 MacBook-Pro-8	exercises yanyh\$ exercises yanyh\$	gcc -c sv objdump -	wap.c -D swap.o
(v[k] = v[k+1]; v[k+1] = temp	<pre>swap.o: file 1</pre>	format Mach-0 64-b	it x86-64	4
	<pre>v[k+1] = cemp; }</pre>	Disassembly of	f sectionTEXT,_	_text:	
		_swap:			
		0:	55 pushq	%rbp	
	Compiler	1:	48 89 e5	movq	%rsp, %rbp
		4:	48 89 7d f8	movq	%rdi, -8(%rbp)
		8:	89 75 f4	movl	%esi, -12(%rbp)
Assembly	swap:	b:	48 8b 7d f8	movq	-8(%rbp), %rdi
language	slli x6, x11, 3	f:	48 63 45 f4	movslq	-12(%rbp), %rax
program	add x6, x10, x6	13:	8b 34 87	movl	(%rdi,%rax,4), %esi
(for RISC-V)	ld x5, 0(x6)	16:	89 75 f0	movl	%esi, -16(%rbp)
	$10 \times 7, 8(x_0)$	19:	48 8b 45 †8	movq	-8(%rbp), %rax
	sd x5, 8(x6)	1d:	8b /5 t4	movl	-12(%rbp), %esi
	jalr x0, 0(x1)	20:	83 C6 01	addl	\$1, %esi
		23:	48 63 Te	movslq	%esi, %rdi
		26:	80 34 08	MOVL	(%rax,%rd1,4), %es1
		29:	48 80 45 T8	movq	-8(%rbp), %rax
	Assembler	20:	48 63 /0 T4	movslq	-12(%rDp), %rd1
		31:	89 34 D8	movl	%es1, (%rax,%r01,4)
	Ļ	34:	00 /5 TU	movi	-10(%rDp), %es1
Rinary machina	,	3/; 2h.	48 80 43 18 96 4d f4	movq	$-\delta(\delta(Dp))$, $\delta(dx)$
language	0000000011001010000001100110011	50; 201	0D 4U 14 02 c1 01		-12(310p), 3ecx
program	0000000000000110011001010000011	Je: /1.	10 63 f0	auut	⇒I, oecx Socx Srdi
(for RISC-V)	0000000100000110011001110000011	41.	80 31 hg	mov 3 ty	Seci (Srav Srdi 1)
	0000000011100110011000000100011	44. //7.	5d nong	%rhn	
	000000000000000000000000000000000000000	48:	c3 retq	h	5

Three Classes of Instructions

- Arithmetic-logic instructions
 add, sub, addi, and, or, shift left | right, etc
- 2. Memory load and store instructions
 - Iw and sw: Load/store word
 - Id and sd: Load/store doubleword
- **3.** Control transfer instructions (changing sequence of instruction execution)
 - Conditional branch: bne, beq
 - Unconditional jump: j (
 - Procedure call and return: jal and jr

x0 / zero	
x1	
x2	
x3	
x4	
x5	
x6	
x7	
x8	
x9	
x10	
x11	
x12	
x13	
x14	
x15	
x16	
x17	
x18	
x19	
x20	
x21	
x22	
x23	
x24	
x25	
x26	
x27	
x28	
x29	
x30	
x31	
377 7337	

Arithmetic-logic and load/store

- Arithmetic-logic instructions
 - Three operands, could be either register or immediate (for source operands only)
 - add x10, x5, x6; sub x5, x4, x7; and x10, x5, x7
 - addi x10, x5, 10;
- Load and store (L/S) instructions: Load data from memory to register and store data from register to memory
 - Remember the way of specifying memory address (base+offset)
 - ld x9, 64(x22) // load doubleword sd x9, 96(x22) // store doubleword
- With these two classes instructions, you can implement the following high-level code, and different ways of combining them
 - -f = (g + h) (i + j);
 - A[12] = h + A[8];
 - For L/S: Left-value (of =) to Store, Right-value of (=) to Load

Load and Store Operations

Format: ld rd, offset(rs1) Example: ld x9, 64(x22) // load doubleword to x9

- Id: load a doubleword from a memory location whose address is specified as rs1+offset (base+offset, x22+64) into register rd (x9)
 - Base should be stored in an register, offset MUST be a constant number
 - Address is specified similar to array element, e.g. A[8], for ld, the address is offset(base), e.g. 64(x22)
- Format: sd rs2, offset(rs1)

Example: sd x9, 96(x22) // store a doubleword

- sd: store a doubleword from register rs2 (x9 in the example) to a memory location whose address is specified as rs1+offset(base+offset, x22+96). Offset MUST be a constant number.
- Load and store are the ONLY two instructions that access memory
- Iw: load a word from memory location to a register
- sw: store a word from a register to a memory location

Memory Operand Example

- C code:
 - double A[N]; //double size is 8 bytes
 A[12] = h + A[8];
 - h in x21, base address of A in x22
- Compiled RISC-V code:
 - Index 8 requires offset of 64
 - A[8] right-val, A[12]: left-val



• a is the name of the array's base address

&a[i]: (char*)a + <u>i</u> * <u>sizeof</u>(int)

ld x9, 64(x22) // load doubleword add x9, x21, x9 sd x9, 96(x22) // store doubleword

- 0x0C

0x20 0x1C

0x18

0x10

0x0C 0x08 0x04

0x00

Conditional Branch

Branch to the labeled instruction if a condition is true, otherwise continue

- beq rs1, rs2, L1
 - if (rs1 == rs2, i.e. true) branch to instruction labeled L1 (branch target);
 - else continue the following instruction



- bne rs1, rs2, L1
 - if (rs1 != rs2) branch to instruction labeled L1 (branch target);
 - else continue the following instruction
- J: unconditional jump (not an instruction)
 - beq x0, x0, L1

Translating If Statements 1/2



bne x22, x23, Else //branch if not equal add x19, x20, x21 //Then path beq x0, x0, Exit //unconditional Else: sub x19, x20, x21 //Else path

- EXIT: ...
 Using bne (reverse of if (==)) to branch to the Else path b.c. we want the code following the bne to be the code of the Then path
- 2. We need "beq x0 x0 Exit", an unconditional jump, to let Then path terminate since 11 CPU executes instruction in the sequence if not branching.

Translating Loop Statement

for (<mark>i=0</mark>; <mark>i<100</mark>; <mark>i++</mark>) { ... }

while (<mark>i<100</mark>) { ...; i++; }

- Do the loop structure first
 - Init condition
 - Loop condition (using reverse relationship for branch instr)
 - True path (the loop body)
 - Loop back
 - False path (break the loop)
- Then translate the loop body
- 1. Using bge for (<) to branch to the false/exit path, which breaks the loop
- 2. The instruction(s) following bge are for the true path, which are for the loop body.
- 3. beq to jumping back to the beginning of the loop



Translating Loop Statement: for loop



- 1. Using bge for (<) to branch to the false/exit path, which breaks the loop
- 2. The instruction(s) following bge are for the true path, which are for the loop body.
- 3. beq to jumping back to the beginning of the loop

Instruction and Data (1/2)

- Are all numbers stored as binary format in memory
 - It is up to the CPU on how to interpret and do with them

2s-Complement Signed Integers

Bit 31 is sign bit - 1 for negative numbers	0000 0000 0000	0000 0000 0000	0000 0000 0000	0000 0000 0000	0000 0000 0000	0000 0000 0000	0000 0000 0000	0000 _{two} = 0001 _{two} = 0010 _{two} =	$= 0_{ten}$ $= 1_{ten}$ $= 2_{ten}$							
 – 0 for non-negative numbers 	0111 0111	1111 1111	1111 1111	$\begin{array}{c} 1111\\ 1111 \end{array}$	1111 1111	1111 1111	$\begin{array}{c} 1111\\ 1111 \end{array}$	1101 _{two} = 1110 _{two} =	= 2,147, = 2,147,	483,64	D _{ten}	Char- acter	ASCII value	Char- acter	ASCII value	Char- acter
	0111	1111	1111	1111	1111	1111	1111	11111_two =	= 2,147,	483,64	7 ton	Р	96	•	112	р
	1000	0000	0000	0000	0000	0000	0000	$0000_{two} = 0001 = 0001$	= -2,14/ = -2.147	,483,64 ,483,64	48 _{ten –} 17	Q R	97 98	a b	113 114	q r
	1000	0000	0000	0000	0000	0000	0000	0010 _{two} =	= -2,147	,483,64	46 _{ten} _	S	99	c	115	S
	_			0	7	φ 0/	52		00	5	04	T	100	d	116	t
				3	0	76 9	53	5	70	E	65	U	101	e	117	u
				3	9	·	55	7	70	G	87	W	102	ı d	110	w
				4	0	(56	8	72	н	88	x	104	h	120	x
				4	1)	57	9	73	1	89	Y	105	i	121	у
				4	2	*	58	:	74	J	90	Z	106	j	122	z
				4	3	+	59	;	75	К	91	1	107	k	123	{
				4	4		60	<	76	L	92	1	108	1	124	1
				4	5	-	61	=	77	M	93	1	109	m	125	}
				4	6	•	62	>	78	N	94	•	110	n	126	~
				4	7	/	63	2	79	0	95	1.00	111	0	127	DEL

FIGURE 2.15 ASCII representation of characters.

• Each instruction is encoded as 32-bit numbers

Instruction and Data (2/2)

- Are all numbers stored as binary format in memory
 - It is up to the CPU on how to interpret and do with them
- Each byte/word has its memory address

					Edit Exec	ute							Registers	Coproc 1	Coproc 0
				Taut Campant						L - L	-	Nar	ne Nu	mber Va	alue
				Text Segment						Lar	Seis	\$ze	ro	0	0×00000000
Bkpt	Address	Code Bas	ic	Source					Label	1	Address 🔺	\$at		1	0×00000000
	0×00400000	0x24080010 add	liu \$8,\$0,0x0000	0010 33:	li \$t	0, 16	# \$t0 :	numb	row-n	najor.as	sm	\$v0)	2	0×00000000
	0×00400004	0x24090010 add	liu \$9,\$0,0x0000	0010 34:	li \$t	1, 16	# \$t1 :	= numb	loon	5	0×00400014	\$v1		3	0×00000000
	0×00400008	0x00008021 add	lu \$16,\$0,\$0	35:	move \$s	0, \$zero	# \$s0 :	= row	data		0×100100014	\$a0)	4	0×00000000
	0x0040000c	0x00008821 add	lu \$17,\$0,\$0	36:	move \$s	1, \$zero	# \$s1 :	= colu	uata		0/10010000	\$a1		5	0×00000000
	0×00400010	0x00005021 add	lu \$10,\$0,\$0	37:	move \$t	2, \$zero	# \$t2 :	= the				\$a2		6	0×00000000
	0×00400014	0x02090018 mul	lt \$16,\$9	41: loop:	mult \$s	0, \$t1	# \$s2 :	= row				\$a3		7	0×00000000
	0×00400018	0×00009012 mfl	lo \$18	42:	mflo \$s	2	# move	multi				\$t0)	8	0×00000000
	0x0040001c	0x02519020 add	i \$18,\$18,\$17	43:	add \$s	2, \$s2, \$s1	# \$s2 ·	+= col				\$t1		9	0×00000000
	0×00400020	0x00129080 sll	\$18,\$18,0×0000	0002 44:	sll \$s	2, \$s2, 2	# \$s2 :	k= 4 (\$t2	1	10	0×00000000
	0×00400024	0x3c011001 lui	\$1,0x00001001	45:	sw \$t	2, data(\$s2) # stor	e the				\$t3	;	11	0×00000000
	0x00400028	0x00320821 add	lu \$1,\$1,\$18									\$t4		12	0×00000000
	0x0040002c	0xac2a0000 sw	\$10.0×00000000(\$1)						Data	J Text	\$t5		13	0×00000000
									•	Dutu		st6	,	14	0×00000000
												\$t7	,	15	0×00000000
					Data Carrier							\$50)	16	0×00000000
					Data Segme	nt						\$s1		17	0×00000000
Add	ess V	lue (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10) (C	/alue (+14)	Value (+18)	\ \	Value (+1c)	\$\$2		18	0×00000000
	0×10010000	0×00000000	0×00000000	0×00000000	0×000000	000 0×0	0000000	0×0000000	0 0×000	00000	0×00000000	\$s3		19	0×00000000
	0×10010020	0×00000000	0×00000000	0×00000000	0×000000	00 0×0	0000000	0×0000000	0 0×000	00000	0×00000000	\$\$4		20	0×00000000
	0x10010040	0×00000000	0×00000000	0×00000000	0×000000	00 0×0	0000000	0×0000000	0 0×000	00000	0×00000000	\$\$5		21	0×00000000
	0×10010060	0×00000000	0×00000000	0×00000000	0×000000	00 0×0	0000000	0×0000000	0 0×000	00000	0×00000000	\$\$6		22	0×00000000
	0×10010080	0×00000000	0×00000000	0×00000000	0×000000	00 0×0	0000000	0×0000000	0 0×000	00000	0×00000000	\$57		23	0×00000000
	0x100100a0	0×00000000	0×00000000	0×00000000	0×000000	00 0x0	0000000	0×0000000	0 0×000	00000	0×00000000	\$18		24	0×00000000
	0x100100c0	0×00000000	0×00000000	0x00000000	0×000000	00 0x0	0000000	0×0000000	0 0×000	00000	0×00000000	\$+9		25	0×00000000
	0x100100e0	0×00000000	0×00000000	0×00000000	0×00000	00 0x0	0000000	0×0000000	0 0×000	00000	0×00000000	\$k0		26	0×00000000
	0×10010100	0×00000000	0×00000000	0×00000000	0×00000	00 0x0	0000000	0×0000000	0 00×00	00000	0×00000000	sk1		20	0×00000000
	010010100	000000000	000000000	000000000	0000000	oo		0	0000	<u></u>	000000000	φici		20	0.40000000

R-Format Encoding for Arithmetic-Logic Instructions

ā	add <mark>x9</mark> ,	x20,x2	21 (add r	rd, rs	1, rs2)
	funct7	rs2	rs1	funct3	rd	opcode
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
		x21,	x20,		x9	add
	0	21	20	0	9	51
	0000000	10101	10100	000	01001	0110011
00	0 0001 01	01 1010	0 0000 0	100 10	11 0011 ₁	.wo =
15	A04B3 ₁₆					

5 bits for rd, rs1 and rs2 because we have 32 registers, thus only needs 5 bit to address a register

RISC-V I-Format Encoding for Instructions That Has Immediate as one of the Operand

- I-Format: The second source operand is an Immediate, the first source operand is register, destination operand is register.
- Immediate arithmetic/logic, and load instructions (NOT store instruction)
 - addi x22, x22, 4; Format: addi rd, rs1, #immediate
 - ld x9, 64(x22); Format: ld|lw, rd, #immediate(rs1)
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

 NOT for store: because destination for store is the memory location (not a register), thus no rd for store.

RISC-V S-Format Encoding for Just Store

- S-Format: instructions that use two source register operands and NO destination operand register (rd), only store instruction
- Format: sd|sw, rs2, #immediate(rs1)

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- Different immediate format for store instructions
 - sd x9, 96(x22);
 - rs1: base address register number (x22)
 - rs2: source operand register number (x9), which provide the value to be stored to memory
 - immediate: offset added to base address
 - Split so that rs1 and rs2 fields always in the same place as for R- or I-Format

SB-Format Encoding for Branch Instructions

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward
- SB-Format instructions: beq x8, x9, 4



- PC-relative addressing
 - Branch target address is encoded as the offset off the the address of the branch instruction itself
 - Target address = PC (Branch address) + immediate × 2

Branch Target Address is Encoded as offset off the branch address



• The Exit offset of the bne is encoded as 6 (..0110)

- Offset is 6*2 = 12 bytes, i.e. 3 instr forward
- Exit's address = bne's address (8012) + 12 = 80024 (Exit)
- The Loop offset of the beq is encoded as -10 (..110110)
 - Offset is -10*2 = -20 bytes, i.e. 5 instr backward
 - Loop's address = beq's address (80020) + -20 = 80000 (Loop)

Components of a Computer

- Program instructions and data are all stored in memory
 - Instruction need to be loaded from memory in order to be executed
 - Processor does this automatically, thus no instruction needed
 - Program counter (PC): a register that stores the address of the execution the process is executing
 - Data need to be loaded from memory to register in order to be processed: load and store instructions



Instruction Execution

0x0FFE1230: add x6, x12, x13 0x0FFE1234: lw x6, 24(x12) 0x0FFE1238: sw x13, 24(x12) 0x0FFE123C: beq x12, x13, offset



- 1. Processor fetches an instruction word from instruction memory
 - PC \rightarrow register to store address to access instruction memory to fetch instruction
- 2. The instruction word is decoded to know the source operands (register numbers), and then registers are read to have source operand values ready
 - Register numbers \rightarrow register file, read registers (rs1 and rs2)
 - x12 and x13 for add; x12 for lw, x12 and x13 for sw, x12 and x13 for beq

3. Use ALU to calculate

- Depending on instruction class
 - Arithmetic result: [x12] + [x13]
 - Memory address for load/store: 24+[x12], add operation
 - Branch condition: x12 ?= x13 →[x12]-[x13] and check result is 0 or not
 - Branch target address: PC ← target address or PC + 4: pc = [pc]+offset*2 if branch is taken
- 4. LW|SW: access data memory:
 - load from mem[32+[x12]]
 - Store [x13] to mem[32+[x12]]
- 5. Write result to register
 - Arithmetic (add): write result back to the register file x6
 - Load: write to register x6



CPU Overview

Instruction Execution

0x0FFE1230: add x6, x12, x13





Multiplexers



Full CPU with Data and Control Path (Wires)



Logic Design Basics

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information

Combinational Elements

AND-gate
– Y = A & B





Multiplexer

I0 -I1

S

 A_1

 A_{n-1}

• Y = S ? I1 : I0

Sel

lg(n)

Mux

0







Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period



Register Files



- Calculate the number of input/output wires of the register file
 - Read register 1, Read register 2 and Write register each needs 5 bits (5 wires) since we have 32 32-bit registers
 - Read Data 1, Read Data 2 and Write Data each has 32 bits
 - Write needs one wire (one bit each).

A Simple Memory Model



- Reads and writes are always completed in one cycle
- Read can be done any time (i.e. combinational)
- Write is performed at the rising clock edge
 if it is enabled
- The number of wires for RAM (Random Access Memory)
 - Address has 32 bits
 - WriteData and ReadData each has 32 bits
 - WE and Clock each needs one wire

Building a Datapath

- Datapath
 - Elements/wires that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a RISC-V datapath incrementally
 - Refining the overview design



Instruction Fetch

-0x0FFE1230: add x6, x12, x13 0x0FFE1234: lw x6, 24(x12) 0x0FFE1238: sw x13, 24(x12) 0x0FFE123C: beq x12, x13, offset



R-Format Instructions

Read two register operands
 x12 and x13

0x0FFE1230: add x6, x12, x13

0x0FFE1234: lw x6, 24(x12) 0x0FFE1238: sw x13, 24(x12)

- Perform arithmetic/logical ops <sup>0x0FFE123C: beq x12, x13, offset
 [x12] + [x13], ALU operation is +
 </sup>
- Write register result
 - $-x6 \leftarrow [x12] + [x13]$, RegWrite is on



a. Registers

R-Type Datapath



Load/Store Instructions

- **0x0FFE1230:** add x6, x12, x13 Fetch source register operands 0x0FFE1234: lw x6, 24(x12)
 - Load: x12
 - Store: x12 and x13
- Calculate address using 12-bit signed offset
 - -24 + [x12]
 - Use ALU, but sign-extend offset
 - ALU operation is +
- Load: Read memory and update register
 - $x6 \leftarrow MEM(24+[x12])$
 - MemRead signal is on
- Store: Write register value to 32-bit or 64-bit machine) from an instruction word. memory
 - [x3] \rightarrow MEM(24+[x12])
 - MemWrite is on



0x0FFE1238: sw x13, 24(x12)

0x0FFE123C: beq x12, x13, offs

a. Data memory unit

b. Immediate generation unit

Figure 4.8. Imm Gen: generate 32- or 64-bit

immediate value (depending on whether we design

- - Select the 12-bit from the instruction word and sign-extended to 32- or 64-bit.
 - Used for for I-, S- and SB-format (I-format ALU, load, store, and beq) 35



Immediate Generator

- Figure 4.8. Imm Gen: generate 32- or 64-bit immediate value (depending on whether we design 32-bit or 64-bit machine) from an instruction word.
 - Select the 12-bit from the instruction word and sign-extended to 32- or 64-bit.
 - Used for for I-, S- and SB-format (I-format ALU, load, store, and beq)
- Elaboration on Imm generation:
 - Last paragraph of 4.3, page 251



b. Immediate generation unit
Load Datapath



Store Datapath



Andi Datapath



Branch Instructions





0x0FFE1230: add x6, x12, x13

Beq Datapath



Full Datapath -Study Goals

- Know what each component does
 - PC, two adders, IM, Registers, Mux, ALU, DM, Imm-Gen
- Know what each line does and their width
 - Data path
 - Control path
- Given an instruction, mark the lines that the inst uses
 - Add/andi, etc
 - lw and sw
 - Beq
- Given a control signal, know what instructions assert it
 - RegWrite, MemRead, MemWrite, ALUSrc, etc

0x0FFE1230: add x6, x12, x13 0x0FFE1234: lw x6, 24(x12) 0x0FFE1238: sw x13, 24(x12) 0x0FFE123C: beq x12, x13, offset

PCSrc Μ Add u х Add Sum Shift left 1 Read 4 J ALU operation ALUSrc Read register 1 Read address **MemWrite** data 1 Read MemtoReg Zero register 2 Instruction Registers Read ALU ALU Read Write Address result data data 2 Μ Μ Instruction register u u memorv X х Write data Data Write RegWrite data memorv MemRead 32 64 Imm Gen

Chapter 4: The Processor

- Lecture
 - 4.1 Introduction
 - 4.2 Logic Design Conventions
 - 4.3 Building a Datapath
- Lecture
 - 4.4 A Simple Implementation Scheme
- Lecture
 - 4.5 An Overview of Pipelining
- Lecture (Pipeline implementation), will not be covered!
 - 4.6 Pipelined Datapath and Control
 - 4.7 Data Hazards: Forwarding versus Stalling
 - 4.8 Control Hazards
 - 4.9 Exceptions
 - 4.13 Advanced Topic: An Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations
- Lecture (Advanced pipeline techniques and real-world CPU examples)
 - 4.10 Parallelism via Instructions
 - 4.11 Real Stuff: The ARM Cortex-A8 and Intel Core i7 Pipelines
 - 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply
 - 4.14 Fallacies and Pitfalls
 - 4.15 Concluding Remarks

How Those Control Signals are Set Correctly?

- 1 4-bit control: ALU operation
- 6 1-bit control: PCSrc, ALUSrc, RegWrite, MemRead, MemWrite, <u>MemtoReg</u>



ALU Operation Control

- ALU used for
 - Load/Store: Func = add
 - Branch: Func = subtract

____0x0FFE1230: add x6, x12, x13 0x0FFE1234: lw x6, 24(x12) 0x0FFE1238: sw x13, 24(x12) 0x0FFE123C: beq x12, x13, offset

I ALL operation

R-type: Func depends on funct field

		4 ALO Operation
ALU operation control	Function	
0000	AND	Zero
0001	OR	
0010	add	result
0110	subtract	
0111	set-on-less-than	
1100	NOR	

- How to generate those control signals
 - Based on the opcode, func3 and func7 fields of an instruction word
 - Encoding Review:

R-Format Instruction Encoding (AL Instructions)

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

6		RV	321 Base Inst	ruction Set			
Su l	0000000	rs2	rs1	000	rd	0110011	ADD
ti	0100000	rs2	rs1	000	rd	0110011	SUB
nc	0000000	rs2	rs1	001	rd	0110011	SLL
tr	0000000	rs2	rs1	010	rd	0110011	SLT
ins	0000000	rs2	rs1	011	rd	0110011	SLTU
<u> </u>	0000000	rs2	rs1	100	rd	0110011	XOR
eti	0000000	rs2	rs1	101	rd	0110011	SRL
E	0100000	rs2	rs1	101	rd	0110011	SRA
th	0000000	rs2	rs1	110	rd	0110011	OR
Li	0000000	rs2	rs1	111	rd	0110011	AND
		RV64I Base	Instruction S	Set (in addi	tion to RV32I)		
	0000000	rs2	rs1	000	rd	0111011	ADDW
	0100000	rs2	rs1	000	rd	0111011	SUBW
	0000000	rs2	rs1	001	rd	0111011	SLLW
	0000000	rs2	rs1	101	rd	0111011	SRLW
2	0100000	rs2	rs1	101	rd	0111011	SRAW
2		RV32M	Standard I	Extension	L		
	0000001	rs2	rs1	000	rd	0110011	MUL
	0000001	rs2	rs1	001	rd	0110011	MULH
_	0000001	rs2	rs1	010	rd	0110011] MULHSU
20	0000001	rs2	rs1	011	rd	0110011	MULHU
	0000001	rs2	rs1	100	rd	0110011	DIV
	0000001	rs2	rs1	101	rd	0110011	DIVU
	funct7	rs2	rs1	funct	3 rd	орс	ode
	7 bits	5 bits	5 bits	3 bits	5 bits	7 b	its

47

Logic instructions

I-Format Instruction Encoding (AL and Load)

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

Immediate a	rithmetic/	logic		load inst	ructions	
immediat	immediate		funct3	rd	орсос	le
12 bits	12 bits		3 bits	5 bits	7 bits	
imm[11:0)]	rs1	000	rd	0000011	LB
imm[11:0)]	rs1	001	rd	0000011	LH
imm[11:0)]	rs1	010	rd	0000011	LW
imm[11:0)]	rs1	100	rd	0000011	LBU
imm[11:()]	rs1	101	rd	0000011	LHU
	1	1	000		0010011	ADD
1mm[11:0	<u>)</u>	rsi	000	ra	0010011	
1mm[11:0	/ <u>]</u>	rsi	010	ra	0010011	
1mm[11:0	<u>)</u>	rsi	011	rd	0010011	SLIT
1mm[11:0	<u>)</u>	rsi	100	rd	0010011	AOR
1mm[11:0	<u>)]</u>	rsi	110	rd	0010011	ORI
1mm[11:0)]	rsl		rd	0010011	
000000	shamt	rsl	001	rd	0010011	SLLI
0000000	shamt	rsl	101	rd	0010011	SRLI
0100000	shamt	rsl	101	rd	0010011	SRAL
imm[11	:0]	rs1	110	rd	0000011	LWU
imm[11	:0]	rs1	011	rd	0000011	LD
	-					4
imm[11:	:0]	rs1	000	rd	0011011	ADD

S-Format Instruction Encoding (Store)

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcod	le
7 bits	5 bits	5 bits	3 bits	5 bits 7 b		
imm[11:5] imm[11:5] imm[11:5]	rs2 rs2 rs2	rs1 rs1 rs1	000 001 010	imm[4:0] imm[4:0] imm[4:0]	0100011 0100011 0100011	SB SH SW
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD

Store instructions

- Same opcode
- Func3 are different for different sizes of data
 - Byte, half-word, word, doubleword

SB-Format Encoding for Branch Instr (e.g. beq)

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

- Branch instructions specify
 - Opcode, two registers, target address
 - Most branch targets are near branch, Forward or backward
- SB-Format instructions: beq x8, x9, 4

	imm ▲ [10:5]	rs2	rs1	fun	ct3	imm [4:1]		оро	code
im	m[12]					įir	 nm[1	11]	
	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	110	00011	BEQ
	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	110	00011	BNE
	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	110	00011	BLT
	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	110	00011	BGE
	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	110	00011	BLTU
	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	110	00011	BGEU
		- 1			-				1

- Same opcode, func3 are different for different branch instr
- PC-relative addressing
 - Branch target address is encoded as the offset off the the address of the branch instruction itself
 - Target address = PC (Branch address) + immediate × 2

Observation

- Opcode are the same for each basic function category
 - R-format 32-bit AL
 - R-format 64-bit AL
 - I-format AL
 - Load (I-Format)
 - Store (S-Format)
 - Branch (SB-Format)
- Func3 and func7 are different for different operations with each categories
 - To determine the ALU action for the instructions
 - Add, sub, AND, or, etc.

Four Formats of Instruction



- ALU Control input = ALUOp + ALU action
 - 2-bit ALUOp determined by opcode
 - ALU action determinded by bit[30, 14-12] of func3/func7

Name			Fie	elds					
position) 31:25	24:20	19:15	14:12	1	1:7	6:0		
Г	I								
be	funct7	rs2	rs1	funct3		rd	opcode		
F									
be	immediate[1	L1:0]	rs1	funct3		rd	opcode		
_									
pe	immed[11:5]	rs2	rs1	funct3	imn	med[4:0]	opcode		
_									
/pe	immed[12,10:5]	rs2	rs1	funct3	imme	ed[4:1,11]	opcode		
		Funct7	Funct3	Desire	d	ALU contro			
ALUOp	operation	field	field	ALU acti	ion	input			
00	load doubleword	XXXXXXX	XXX	add		0010	ALU control	lines	Function
00	store doublowerd		VVV	add		0010	0000		AND
00	Store doubleword			auu		0100	0001		OR
01	branch if equal	XXXXXXX	XXX	subtract		0110	0010		add
10	add	0000000	000	add		0010	0110		subtract
10	sub	0100000	000	subtract		0110			
10	and	0000000	111	AND		0000			
10	or	0000000	110	OR	J	0001			гр
	Name position pe pe pe pe /pe /pe /pe /pe /pe /pe 00 00 00 01 10 10 10 10 10	Name 31:25 pe funct7 pe funct7 pe immediate[1 pe immed[11:5] /pe immed[12,10:5] ALUOp operation 00 load doubleword 00 store doubleword 01 branch if equal 10 add 10 and 10 or	Name position)31:2524:20pefunct7rs2peimmediate[11:0]peimmed[11:5]rs2/peimmed[12,10:5]rs2ALUOpoperationFunct7 field00load doublewordXXXXXXX00store doublewordXXXXXXX01branch if equalXXXXXXX10add000000010or0000000	NameFidposition)31:2524:2019:15pefunct7rs2rs1peimmediate[11:0]rs1peimmed[11:5]rs2rs1peimmed[12,10:5]rs2rs1ALUOpoperationFunct7 fieldFunct3 field00load doublewordXXXXXXXXX00store doublewordXXXXXXXXXX01branch if equalXXXXXXXXXX10add000000000010sub010000000010and000000011110or0000000110	Name position)Fields 31:25pefunct7rs219:1514:12pefunct7rs2rs1funct3peimmediate[11:0]rs1funct3peimmed[11:5]rs2rs1funct3peimmed[12,10:5]rs2rs1funct3ALUOpoperationFunct7 fieldFunct3 fieldDesire ALU acti00load doublewordXXXXXXXXXXadd00store doublewordXXXXXXXadd01branch if equalXXXXXXXXXXsubtract10add0000000000add10and0000000111AND10or0000000110OR	Name position)Fieldsposition)31:2524:2019:1514:121pefunct7rs2rs1funct3peimmediate[11:0]rs1funct3peimmed[11:5]rs2rs1funct3peimmed[12,10:5]rs2rs1funct3 <i>functFunct7funct3funct3functfieldfieldfieldALU action</i> 00load doublewordXXXXXXXXXadd00store doublewordXXXXXXXXXXadd01branch if equalXXXXXXXXXXsubtract10add0000000000add10and0000000111AND10or0000000110OR	Name position)Sizes SizesPieldspefunct7rs219:1514:1211:7pefunct7rs2rs1funct3rdpeimmediate[11:0]rs1funct3rdpeimmed[11:5]rs2rs1funct3immed[4:0]peimmed[12,10:5]rs2rs1funct3immed[4:1,11]ALUOp operationFunct7 fieldFunct3 fieldDesired ALU actionALU contro input00load doublewordXXXXXXXXXadd001000store doublewordXXXXXXXXXXadd001001branch if equalXXXXXXXXXXsubtract011010add000000000subtract011010and0000000111AND000010or0000000110OR0001	Name Fields position) 31:25 24:20 19:15 14:12 11:7 6:0 pe funct7 rs2 rs1 funct3 rd opcode pe immediate[11:0] rs1 funct3 rd opcode pe immed[11:5] rs2 rs1 funct3 immed[4:0] opcode pe immed[12,10:5] rs2 rs1 funct3 immed[4:1,11] opcode ppe immed[12,10:5] rs2 rs1 funct3 immed[4:1,11] opcode ALUOp operation Funct7 Funct3 field ALU control input ALU control 000 00 load doubleword XXXXXX XXX add 0010 0000 00 store doubleword XXXXXXX XXX add 0010 0001 01 branch if equal XXXXXXX XXX subtract 0110 0110 10 and 00000000 111 AND 0	Fieldsposition)31:2524:2019:1514:1211:76:0pefunct7rs2rs1funct3rdopcodeimmed[ate[11:0]rs1funct3rdopcodeimmed[11:5]rs2rs1funct3immed[4:0]opcodeimmed[11:5]rs2rs1funct3immed[4:1,11]opcodeimmed[12,10:5]rs2rs1funct3immed[4:1,11]opcodeMumed[11:5]rs2rs1funct3immed[4:1,11]opcodemed[12,10:5]rs2rs1funct3immed[4:1,11]opcodeMumed[12,10:5]rs2rs1funct3immed[4:1,11]opcodeMumed[12,10:5]rs2rs1funct3immed[4:1,11]opcodeoperationfunct7funct3funct3alue colspan="4">alue colspan="4">immed[4:1,11]opcode<th colspan="4</td>

The Truth Table for ALU Operation

- Control signals derived from instruction opcode/func3/func7
 - Nothing to do with operands (register or immediate)

Instruction			Funct7	Funct3	Desired	ALU control
opcode	ALUOp	operation	field	field	ALU action	input
ld	00	load doubleword	XXXXXXX	XXX	add	0010
sd	00	store doubleword	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000	111	AND	0000
R-type	10	or	0000000	110	OR	0001

AL	UOp			Fu	nct7 fie	əld			Fu	nct3 fi		
ALUOpl	ALUOp0	I[31]	I[30]	I[29]	I[28]	I[27]	I[26]	I[25]	I[14]	I[13]	I[12]	Operation
0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0010
Х	1	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	0110
1	Х	0	0	0	0	0	0	0	0	0	0	0010
1	Х	0	1	0	0	0	0	0	0	0	0	0110
1	Х	0	0	0	0	0	0	0	1	1	1	0000
1	Х	0	0	0	0	0	0	0	1	1	0	0001

• The design of those logics can be done with PLA



Six Control Signals

Signal name	Effect when deasserted	Effect when asserted
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, 12 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4 .	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.



Control Signals

- 6 1-bit control:
 - PCSrc: Mux input to select PC+4 or PC+offset, for beq instruction to select next instruction
 - ALUSrc: Mux input to select input from rs2 or immediate, for R/I-type ALU and load instr
 - RegWrite: enable signal to enable write to register, for ALU, and load instr (write to register)
 - MemRead: enable signal to enable read from memory, for load instr
 - MemWrite: enable signal to enable write to memory, for store instr
 - MemtoReg: Mux input to select input to write to register from memory or ALU, for ALU and load instr
- 1 4-bit control: ALU operation
 - 2-bit ALUOp: for enabling certain input (Ainvert, Binvert, etc) of the ALU
 - 2-bit ALU Action: AL operation (add. AND. etc) to be performed by ALU



Setting of the 2-Bit ALUOp and the 6 1-bit Controls

• Are completely determined by the instruction opcode

Instruction	ALUSrc	Memto- Reg	Reg- Write	Mem- Read	Mem- Write	Branch	ALUOp1	ALUOp0
R-format	0	0	1	0	0	0	1	0
ld	1	1	1	1	0	0	0	0
sd	1	Х	0	0	1	0	0	0
beq	0	Х	0	0	0	1	0	1

Check Figure 4.18 of the description

Signal name	Effect when deasserted	Effect when asserted		_	-			PCSrc	
RegWrite	None.	The register on the Write register inp written with the value on the Write da		Add				Mu	
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- 12 bits of the instruction.		4			Add S	sum ×	
PCSrc	The PC is replaced by the output of the adder that computes the value of $PC + 4$.	The PC is replaced by the output of t that computes the branch target.	→ PC	Read address	Read register	1 Read data 1	ALUSrc 4 ALU	operation Men	
MemRead	None.	Data memory contents designated by address input are put on the Read da output.		Instruction Instruction memory	Write Write Write	2 e gisters Read data 2	ALU ALU resu	Address Re	ad ata M u x
MemWrite	None.	Data memory contents designated by address input are replaced by the va the Write data input.			data RegWri			Write Data data memo	a pry
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write da comes from the data memory.				Gen			



Truth Table for the Control Logic

word.

 The "Control" logic derives the 2-bit ALUOp and other six 1-bit controls, solely based on Instruction[6-0] bits, which is the opcode of an instruction



Input or output	Signal name	R-format	ld	sd	beq
Inputs	I[6]	0	0	0	1
	I[5]	1	0	1	1
	I[4]	1	0	0	0
	I[3]	0	0	0	0
	I[2]	0	0	0	0
	I[1]	1	1	1	1
	I[O]	1	1	1	1
Outputs	ALUSrc	0	1	1	0
	MemtoReg	0	1	Х	Х
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

R-, I-, S and SB-Instruction

0x0FFE1230: add x6, x12, x13 0x0FFE1234: lw x6, 24(x12) 0x0FFE1238: sw x13, 24(x12) 0x0FFE123C: beq x12, x13, offset

- Study and test goals:
 - Understand the data and control path
 - Given an instruction and the processor diagram, specify the values in EACH datapath and control path
 - Exercise in HW4 and test questions
 - Datapath flow
 - Slide 38-42
 - Control path
 - Slide 46-60
 - Exercise today



60



Specifying Values for Each Datapath

Answer sheet: https://passlab.github.io/ITSC3181/HW4/Homework_4_AnswerSheet.xlsx

1	А	В	С	D	E	F	G	Н	1	J		К	L	Μ	N	0
1								Datapath								
2	Instructions				Instruction Fetch (IF)			Instruction Decoding and Register Fetch (ID/F)								
3	Address	Instr Word	Instruction	Format (R-	PC	PC+4	IW (Instructi	INS6-0, Opc	ode INS19-15,	RS1 INS24-20), RS2 IN	IS11-7, RD INS3	0,14-12, Fund	RS1Value, ALUin	1 RS2Value	IW:Imm, BeqOffset
4	4194304	0x003100b3	ADD x1,x2,x3	R	4194304	4194308	0000 0000 d	011 0011		2	3	1 0,00	00	409	6 2	х
5	4194308	0x02012083	LW x1,32(x2)	load	4194308	4194312	0000 0010 d	000 0011		2 x		1 0,00	01	409	6 x	32
6	4194312	0x02112023	SW x1,32(x2)	store	4194312	4194316	0000 0010 d	010 0011		2	1 x	0,00	01	409	6 1024	32
7	4194316	0x00208a63	beq x1,x2,10	beq	4194316	4194320	0000 0000 d	110 0011		1	2 x	0,00	00	102	4 4096	10
8	4194320 0x00100193 ADDI x3,x0,1 I			I	4194320	4194324	0000 0000 C	0 x			3 0, 00	3 0,000		0 x		
	А	В	С	D	E	F	G	Р	Q	R	S	Т	U	V	W	Х
1							Datapath Datapath Instruction Decoding and Register Fetch (ID/F) 4 IW (Instruct INS6-0, Opcode INS19-15, RS1 INS24-20, RS2 INS11-7, RD INS30,14-12, Fund RS1Value, ALUIn1 RS2Value IW:Imm, BeqOffset AI 94308 0000 0000 0 011 0011 2 3 1 0, 000 4096 2 x 94312 0000 0010 000 011 2 x 1 0, 001 4096 x 322 94320 0000 0000 011 2 x 1 0, 001 4096 1024 322 94320 0000 0000 010 010 010011 1 2 x 0, 000 1024 4096 100 94324 0000 0000 0000 010010 0 x 3 0, 000 0 x 1 94324 0000 0000 0000 0 010011 0 x 3 0, 000 0 x 1 F G P Q R S T U V W X F G									
2		Inst	ructions		In	struction Fe	tch (IF)	Execution and Branch Target Calculation (EXE)				Memory	Memory Read/Write Access (MEM)			
3	Address	Instr Word	Instruction	Format (F	R- PC	PC+4	IW (Instruc	t ALUin2	ALUOut	BeqOffset*2	BeqTar	get PCNext	MemAddress	WriteData	MEMReadDat	a WriteBackData
4	4194304	0x003100b3	ADD x1,x2,x3	R	4194304	4194308	0000 0000	(2	4098	x	х	4194308	x	x	ĸ	4098
5	4194308	0x02012083	LW x1,32(x2)	load	4194308	4194312	0000 0010	(32	4128	x	х	4194312	4128	x		8 8
6	4194312	0x02112023	SW x1,32(x2)	store	4194312	4194316	0000 0010	(32	4128	x	x	4194316	4128	1024	(x
7	4194316	0x00208a63	beq x1,x2,10	beq	4194316	4194320	0000 0000	(4096	-3072	20	41943	336 4194320	x	x	(x
8	4194320	0x00100193	ADDI x3,x0,1	I	4194320	4194324	0000 0000	(1	1	x	x	4E+07	x	x	<	1



Register Num	Value	Mem Address	Value
0	0		
1	1024	1024	
2	4096	1028	3
3	2	1032	
4	254	1036	
5	4100	1040	
6	0		
7	1		
8	2	4096	C
9	3	4100	1
10	1028	4104	
11	4	4108	
12		4112	4
13		4116	
14		4120	e
15		4124	
16		4128	8
17		4132	9
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			

Specifying Values for Each Control

Answer sheet: https://passlab.github.io/ITSC3181/HW4/Homework_4_AnswerSheet.xlsx

				Control Signal									
Address	Instr Word	Instruction	Format (R-	Branch	MemRead	MemtoReg	ALUOp(2 bits)	MemWrite	ALUSrc	RegWrite	ALU Action	ALUOpCtl (4 bits)	Zero
4194304	0x003100b3	ADD x1,x2,x3	R	0	0	0	10	0	0	1	add	0010	0
4194308	0x02012083	LW x1,32(x2)	load	0	1	1	00	0	1	1	add	0010	0
4194312	0x02112023	SW x1,32(x2)	store	0	0	0	00	1	1	0	add	0010	0
4194316	0x00208a63	beq x1,x2,10	beq	1	0	0	01	0	0	0	sub	0110	0
4194320	0x00100193	ADDI x3,x0,1	I	0	0	0	10	0	1	1	add	0010	0
4194324	0x10007213	ANDI x4,x0,256	I										
4104220	0.46-20212	ADDT	T										



Homework 4

https://passlab.github.io/ITSC3181/HW4/Homework_4.pdf

- Homework 4
 - Work out the datapath and control for I-type AL instruction
 - Addi, ANDi
 - Fill in the sheet for the datapath and control value for other instructions
 - Pipeline execution diagram (following sections)



Lab 11 and 12

https://passlab.github.io/ITSC3181/notes/Lab_11_12_SingleCycleCPU.pdf

- Create the processor diagram using Digital
 - Close to realistic design, but not need to make it work
 - We have most components:
 - Instr/Data Mem, ALU, Mux, Register, Adder
 - We need to add
 - PC: a 32-bit register
 - Control, ALU control, Imm Gen, and Shift left 1:
 - Create fake logics that have the required input and outputs and use them
 - Make sure the bitwidth of the input and output are correctly set
 - Decoder: to split 32-bit instruction word into instruction[6-0], instruction[19-15], instruction[24-20], instruction[11-7], instruction[30], and instruction[14-12],



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - − Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Chapter 4: The Processor

- Lecture
 - 4.1 Introduction
 - 4.2 Logic Design Conventions
 - 4.3 Building a Datapath
- Lecture
 - 4.4 A Simple Implementation Scheme
- Lecture
 - 4.5 An Overview of Pipelining
- Lecture (Pipeline implementation), will not be covered!
 - 4.6 Pipelined Datapath and Control
 - 4.7 Data Hazards: Forwarding versus Stalling
 - 4.8 Control Hazards
 - 4.9 Exceptions
 - 4.13 Advanced Topic: An Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations
- Lecture (Advanced pipeline techniques and real-world CPU examples)
 - 4.10 Parallelism via Instructions
 - 4.11 Real Stuff: The ARM Cortex-A8 and Intel Core i7 Pipelines
 - 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply
 - 4.14 Fallacies and Pitfalls
 - 4.15 Concluding Remarks

Pipelining Analogy

- Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
 - Washer takes 30 minutes
 - Dryer takes 30 minutes
 - "Folder" takes 30 minutes
 - "Putter" takes 30 minutes
- One load: 120 minutes



Pipelining: Its Natural!

• Pipelined laundry: overlapping execution



- Four loads:
 - Speedup
 = 8/3.5 = 2.3
- Non-stop:
 - Speedup
 - = 2n/0.5n + 1.5 ≈ 4
 - = number of stages

Important to note

- Each laundry still takes 120 minutes.
- Improvement are for 4 load throughput.
- More complicated if stages take different amount of time

RISC-V Pipeline

Five stages, one step per stage

- **1. IF: Instruction Fetch from memory**
- 2. ID: Instruction Decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result Back to register



Instruction Execution

Processo

Control Log

Program

Graphical Representation of Instruction Pipeline



- ID: Instruction Decode & register read
 - Box representing register
 - Right-half shade representing usage (read) of Register at the second half of the cycle
- EX: Execute operation or calculate address
 - Shade representing usage
- MEM: Access memory operand (only for load/store)
 - White background representing NOT used by add instruction in this example
- WB: Write result Back to register (only for load and AL instructions)
 - Box representing register
 - Left-half shade representing write to register at the first half of the cycle

Classic 5-Stage Pipeline for a RISC

- In each cycle, hardware initiates a new instruction and executes some part of five different instructions:
- **IF: Instruction Fetch from memory** 1.
- **ID: Instruction Decode & register read** 2.
- 3. **EX: Execute operation or calculate address**
- 4. **MEM: Access memory operand**



5.

	Clock number									
Instruction number	1	2	3	4	5	6	7	8	9	_
Instruction <i>i</i>	IF	ID	EX	MEM	WB					_
Instruction <i>i</i> +1		IF	ID	EX	MEM	WB				_
Instruction <i>i</i> +2			IF	ID	EX	MEM	WB			_
Instruction <i>i</i> +3				IF	ID	EX	MEM	WB		
Instruction <i>i</i> +4					IF	ID	EX	MEM	WB	_7
Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load doubleword (Id)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store doubleword (sd)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, and, or)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beq)	200 ps	100 ps	200 ps			500 ps

Pipeline Performance



For large number of instructions, say 1M, the speedup will be

 ~= 800ps/200ps = 4

Pipeline Speedup

				Clock nu	ımber				
Instruction number	1	2	3	4	5	6	7	8	9
Instruction <i>i</i>	IF	ID	EX	MEM	WB				
Instruction <i>i</i> +1		IF	ID	EX	MEM	WB			
Instruction <i>i</i> +2			IF	ID	EX	MEM	WB		
Instruction <i>i</i> +3				IF	ID	EX	MEM	WB	
Instruction <i>i</i> +4					IF	ID	EX	MEM	WB

- Execute billions instructions, so throughput is what matters.
- Pipelining doesn't help latency of single instruction
- Potential speedup = number pipeline stages;

Time between instructions_{pipelined} = $\frac{\text{Time between instruction}_{\text{nonpipelined}}}{\text{Number of pipe stages}}$

Unbalanced lengths of pipeline stages reduces speedup;

Pipelining and ISA Design

- RISC ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle

Hazards

				Clock nu	ımber				
Instruction number	1	2	3	4	5	6	7	8	9
Instruction <i>i</i>	IF	ID	EX	MEM	WB				
Instruction <i>i</i> +1		IF	ID	EX	MEM	WB			
Instruction <i>i</i> +2			IF	ID	EX	MEM	WB		
Instruction <i>i</i> +3				IF	ID	EX	MEM	WB	
Instruction <i>i</i> +4					IF	ID	EX	MEM	WB

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its data read/write
- Control hazard because of branch or jump
 - Deciding on control action depends on previous instruction

Structure Hazards

- Conflict for use of a resource
 - Find a situation in laundry example?
- In RISC-V pipeline if with a single memory
 → IF and WB conflict
 - Load/store requires mem access
 - Instruction fetch would have to *stall* for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches



			Clock nu	umber				
1	2	3	4	5	6	7	8	9
IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB
	1 IF	1 2 IF ID IF	1 2 3 IF ID EX IF ID IF ID	I 2 3 4 IF ID EX MEM IF ID EX IF ID IF	Clock number 1 2 3 4 5 IF ID EX MEM WB IF ID EX MEM IF ID EX MEM IF ID EX IF IF IF IF IF IF IF IF IF	Clock number123456IFIDEXMEMWBIFIDEXMEMWBIFIDEXMEMIFIFIDEXIFIFIDEX	Clock number 1 2 3 4 5 6 7 IF ID EX MEM WB VB IF ID EX MEM WB VB IF ID EX MEM WB IF ID EX MEM MEM IF ID EX MEM MEM IF ID EX MEM MEM	Clock number12345678IFIDEXMEMWBVBIFIDEXMEMWBVBIFIDEXMEMWBIFIDEXMEMWBIFIFIDEXMEMWB

One Memory Port→Structural Hazards



79

One Memory Port/Structural Hazards



80

Summary of Structure Hazard

- To address structure hazard, have separate memories for instructions and data
- However, it will increase cost
 - E.g.: pipelining function units or duplicated resources is a high cost;

If the structure hazard is rare, it may not be worth the cost to avoid it.

Data Hazards An instruction needs data produced by a previous instruction Instructio memory Read-After-Write (RAW) data dependency add x1, x2, x3sub x4, x1, x5 Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 (add x1, x2, x3 DMem Ifetch Reg sub x4, x1, x5 DMem Ifetch Reg Reg

– Sub would read old value of x1 at cycle 3

Data Hazards and Solution #1: Interlocking

- An instruction needs data produced by a previous instruction
 - Read-After-Write (RAW) data dependency
 - add x1, x2, x3 sub x4, x1, x5



- Interlock: Hardware detect their dependency, and
 - Insert no-op instructions, e.g. "add \$0,\$0,\$0", as bubble
 - Waste 400: two instructions in between since sub needs to



Solution #2: Forwarding (aka Bypassing)

- Use result right after when it is computed instead of waiting for it to be stored in a register
 - add produces the result at the end of its EXE stage
 - sub uses the result at the beginning of its EXE stage, which is right after the cycle for add's EXE
 - Requires extra connections in the datapath



Load-Use Data Hazard

- Load produce the results after the MEM stage
 - Sub use the result at the beginning of the EXE stage, which is in the same cycle as load's MEM, thus, not possible to forward
- Can't avoid stalls by forwarding for load-use
 - If value not computed when needed
 - Can't forward backward in time!



Code Scheduling to Avoid Stalls (Software Solution)

- Reorder code to avoid use of load result in the next instruction
- C code for a = b + e; c = b + f;



To Check Cycles Delayed and How Forward Works in Different Cases

- In the 5-stage pipeline, check whether the results can be generated before it is being used
 Store Datapath
 - If so, forwarding
 - If not, stall
- Load-Use
- Produce-Store
 - sw rs2, offset(rs1)



- sw needs rs1 to be ready at the EXE sub
- sw needs rs2 to be ready at the MEM stage

add x9, x7, x8 sw x10, 32(x9) 2-cycle delay if no forwarding No delay with forwarding (Forwarding from EXE to EXE) add **x9**, x7, x8 sw **x9**, 32(x31)

2-cycle delay if no forwarding No delay with forwarding (forwarding from EXE to MEM)

Control Hazards

- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline might fetch incorrect instruction in the next cycle after a beq instru is fetched
 - Still working on ID stage of branch
- In RISC-V pipeline
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage

Stall on Branch

- Wait until branch outcome determined before fetching next instruction
 - One cycle stall (bubble) if branch condition is determined at ID stage
 - Two cycles stall if branch condition is determined at EXE stage



Branch Prediction

- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

RISC-V with Predict Not Taken



More-Realistic Branch Prediction

- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- Dynamic branch prediction
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history

Pipeline Summary

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

Pipeline Execution Diagram: Steps

- 1. Identify RAW dependencies between two instructions **that are one after the other or there is one instruction in between**
 - AL-Use: 2-cycle delay without forwarding, no delay with forwarding
 - Load-Use: 2-cycle delay without forwarding, 1 cycle delay with forwarding
 - With forwarding, we can reschedule load to eliminate the 1 cycle delay even with forwarding
 - No need to looking for RAW dependency between instructions that are far from each other (>=1 instructions in between)
 - Thus only check for the two instructions that could be executed **one after another or has one other instruction in between**
- 2. Identify branch instruction
 - 1 cycle delay (or two cycles delay) depending on the implementation (question)
- 3. Pipeline diagrams (4 situations)
 - a) No pipeline at all, one cycle per stage, no overlap
 - b) Pipeline with no forwarding, 2 cycle delay for AL-USE, Load-USE, beq (EXE outcome)
 - c) Pipeline with forwarding, 1 cycle delay for Load-use, and 2 cycle-delay for beq
 - d) Pipeline with forwarding and load-use rescheduling: reschedule the instruction to eliminate the 1-cycle delay for load-use
- No any two instructions can be in the same stage in the same cycle
 - Structural hazard

<mark>for</mark> (<mark>i=1; i<M-1</mark>; <mark>i++</mark>) B2[i] = B[i-1] + B[i] + B[i+1];

Base address B and B2 are in register x22 and x23. i is stored in register x5, M is stored in x4.
 Using beq (==) for (<)

to exit add x5, x0, 1 // i=0 add x22, x4, -1 // loop bound x22 has M-1 LOOP: beq x5, x22, Exit slliw x6, x5, 2 // x6 now store i*4, slliw is i<<2 (shift left logic) add x7, x22, x6 // x7 now stores address of B[i]. lw x9, 0(x7) // load B[i] from memory location (x7+0) to x9 lw x10, -4(x7) // load B[i-1] to x10 add x9, x10, x9 // x9 = B[i] + B[i-1] lw x10, 4(x7) //load B[i+1] to x10 add x9, x10, x9 // x9 = B[i-1] + B[i] + B[i+1] add x8, x23, x6 // x8 now stores the address of B2[i] sw x9, 0(x8) // store value for B2[i] from register x9 to memory (x8+0) addi x5, x5, 1 // i++ beq x0, x0, LOOP **Fxit**:

<mark>for</mark> (<mark>i=1; i<M-1</mark>; <mark>i++</mark>) B2[i] = B[i-1] + B[i] + B[i+1];

Base address B and B2 are in register x22 and x23. i is stored in register x5, M is stored in x4.

Using beq (==) for (<) to exit

1.	add x5, x0, 1
2.	add x22, x4, -1
3.	LOOP: beq x5, x22, Exit
4.	slliw x6, x5, 2
5.	add x7, x22, x6
6.	lw x9, 0(x7)
7.	lw x10, -4(x7)
8.	add x9, x10, x9
9.	lw x10, 4(x7)
10.	add x9, x10, x9
11.	add x8, x23, x6
12.	sw x9, 0(x8)
13.	addi x5, x5, 1
14.	beq x0, x0, LOOP

F XIT

RAW Dependencies

Instruction that	Instruction that	The	# instructions in	Load-
writes the register	reads the register	register	between	use
add x5, x0, 1	beq x5, x22, Exit	x5	1	
add x22, x4, -1	beq x5, x22, Exit	x22	0	
slliw x6, x5, 2	add x7, x22, x6	x6	0	
add x7, x22, x6	lw x9, 0(x7)	x7	0	
add x7, x22, x6	lw x10, -4(x7)	x7	1	
lw x9, 0(x7)	add x9, x10, x9	x9	1	Y
lw x10, -4(x7)	add x9, x10, x9	x10	0	Y
lw x10, 4(x7)	add x9, x10, x9	x10	0	Y
add x9, x10, x9	sw x9, 0(x8)	x9	1	
add x8, x23, x6	sw x9, 0(x8)	x8	0	
addi x5, x5, 1	beq x5, x22, Exit	x5	1	

+	<u> </u>	Value New Joint Count		1		-				1	+	1		-								-	-		-		1			1		+	\rightarrow	\rightarrow			
+		ycles needed for the	whole loop of 100	o iterations						<u> </u>		<u> </u>						_	,					<u> </u>	<u> </u>		<u> </u>			1	L			<u> </u>			
4	a) no	60000	Each iteration has	12 instruction	ns, 5	cycles to fi	nish each	Inst	ructi	on. T	nus e	ach i	tera	tion	need	is 12	*5 cy	cles,	, for t	tota	1000	Jiter	ation	s, it n	eeds	6000	u plu	s the	10 cy	cles f	or the	e very	rirst t	wo in	struc	tions	
4	b) pip	26000	Each iteration nee	eds 26 cycles, t	thus	26000 cycl	es for 100	0 ite	ratio	ons. 2	26006	is th	ne ac	tual	num	ber o	of cyc	les i	f we	cou	nt the	e sta	ting	2 cycl	es ar	nd the	endi	ng 4	cycles								
\downarrow	c) pip	17000	First iteration take	es 16 cycles, o	other	iterations	each takes	s 17	cycle	es. 17	7005 i	s the	e acti	ual n	umb	per of	cycle	es if	we c	oun	t the	start	ing 2	cycle	s and	the e	endin	g 4 c	ycles.			. 					
	d) pip	15000	First iteration take	es 14 cycles, o	other	iterations	each takes	s 15	cycle	es. 15	5005 i	s the	actu	ual n	umb	per of	cycle	es if	we c	oun	t the	start	ing 2	cycle	s and	the e	endin	g									
												cl	livez	×6	v5	2				20	ld v	7 1)) v	6			v6			0							
												511		χυ,	<u>^</u> ,					au		, , , , 2	.∠, ∧	0			70			U							
												ac	dd x	(7.)	(22	. x6				lw	x9.	0(x	7)				x7			0							
																			-		,	- (
												a	dd :	x7,	x22	2, x6	5			lw	x10), -4	(x7)				х7			1							
																			-				~	~						1					v	r	
												IN	v xy), U(X/)					ac	Id X5	9, X1	.0, x	9			x9			1					I		
												١v	v x1	0	4(x	7)				ad	ld xo) x1	0 x	9			x1	0		0					Y	r	
														,	-1/1					uu		,,,,,_	.0, л	5			~+	U		Ŭ					-		
												١w	v x1	.0, 4	1(x7	7)				ac	ld x9	9, x1	.0, x	9			x1	0		0					Y		
										1.0		-	6	-		•	10		42	10			c 4		10	20	24		cles		20				1.24		22
					a)		e	1		5	4	5 W/P	6	-	8	9	10	11	12	13	14 1	15 1	6 1/	18	19	20	21	22	23 2	+ 25	26	2/ 2	28 2	9 30	31	32	33
					-	add x22 v	, <u>-</u> 4 -1	11			IVIE	VVD	IF		FX	ME	WR	-		+	-+		_		\vdash			-+	-			\vdash	+	+	+	+	
					LOOI	beg x5. x2	2, Exit			\vdash								IF	ID I	EX	MEV	νв	+		\vdash		+	\neg		+		\vdash	+	+	+	+	
						slliw x6, x5	5, 2			1			+	+		-+		-					FIC	EX	ME	WB							+		1		
1						add x7, x22	2, x6																				IF	ID	EX M	E WB		\square	\top				
						lw x9, 0(x7	7)																								IF	ID F	EX IV	IE WE	3		
						lw x10, -4((x7)																												IF	ID	EX
						add x9, x10	0, x9																									\square	\perp		_		
						lw x10, 4(>	ĸ7)			_													_	_								\square	\perp	\rightarrow	—		
					-	add x9, x10	0, x9			-													_	_						_		\vdash	+		—	+'	
					-					_					_			_		_			_	-								\vdash	+	—	+		<u> </u>
								st	art	-			-		_				_	_			+									\vdash	+	—	+	+'	<u> </u>
					+			_		-			-	-		-+							+	+			-					\vdash	+	+	+	+	
					b)	pipeline no	o forwardin	1	2	3	4	5	6	7	8	9	10	11	12	13	14 1	15 1	6 17	/ 18	19	20	21	22	23 2	1 25	26	27 7	28 2	9 30	31	32	33
					1	add x5, x0,	, 1	IF	ID	EX	ME	WB																						-			
						add x22, x4	4, -1		IF	ID	EX	ME	WB																								
	Two c	cles delay because RAV	V hazard from add to	beq for x22	LOO	2 beq x5, x2	2, Exit					IF	ID	EΧ	ME	WB																					
		Two cycles dela	ay because of beq			slliw x6, x5	5, 2								IF	ID	EX I	VIE	wв																_		
	Two cyc	es deplay because of RA	W hazards from slliv	v to add for x6		add x7, x2	2, x6											IF	ID	EX	ME V	VB											_	—	—		
	Two c	cles delay because of R	AW hazard from add	to lw for x7		lw x9, 0(x7	7)														115		XM	E WB									_	——	+	+'	<u> </u>
	Turo er	los dolou hosouso Lood	Lico BAW bazard fro	m hu to odd for	v10	IW X10, -4((x/)															11- 11	9 15	(ME	WB	EV	NAE	A/B					<u> </u>	—	+	+'	<u> </u>
	IWOCY	lies uelay because LOAO	ose navy nazaru fro		10	lw x10 4/	u, xə x7)	-	-															17			FX	ME 1	NB					+	+	+	
	Two cv	cles delav because Load	Use RAW hazard fro	m lw to add for	x10	add x9, x10	0. x9																		1			IF		(ME	WB				+	+	\square
	1	,				add x8, x2	3, x6																		1				IF	EX	ME	WB		+	<u> </u>		
	Tw	o cycles delay because o	f RAW hazard from a	dd to sw for x8		sw x9, 0(x	8)																								IF	ID f	XV	IE WE	3		
						addi x5, x5	5, 1																									IF I	DE	X ME	WB	;	
						beq x0, x0,	, LOOP																										£¶ ∥	D EX	ME	WB	
		Two cycles dela	ay because of beq		4	beq x5, x22	2, Exit			<u> </u>													_									\square			1F	ID	EX
					-	slliw x6, x5	5, 2						-	-	-	-		-		-							_		-			╞═╪╴	-		<u> </u>		
					5	add x7, x2.	2, x6												_		_	-					_			_		\vdash			¥		
					ati	IW X9, U(X/	()		-	\vdash	$\left \right $	-+	-+	-+	-+	-+	+	-	The	firs	t iter	atio	n, 26	cvcl	es		$\left + \right $	+	+	+		\vdash					
					er	add v9 v1(0 v9			-			-	-	-				1	T		1	1	1	T	1 1				_		\vdash	-		ł	\	
					Ľ.	lw x10, 40	(7)			+			+	+		-+		+		+	-+		+	-	\vdash					+		\vdash					
					l n	add x9, x10	0, x9			1			+	+		+	+			+	+		+	1	\vdash		+			+							
				1	S	add x8, x2	3, x6																									\square					
				T	S	sw x9, 0(x8	8)																														
						addi x5, x5	5, 1																														
					 	beq x0, x0,	, LOOP						[[-											\vdash					
				1	1	1				1			1	1								1		1	1	1 L				1	1	4 I	V////	///////////////////////////////////////	///////////////////////////////////////	101111111111	011111111



	Cycles Needed for t	he whole le	oopo	of 1000 iterations	5																		70000																
a) no	6000	0 Each iter	ation	has 12 instructio	ons, 5	5 cyc	lesto	finish	eac	n ins	tructio	n. Thu	s ea	ch ite	eratio	n ne	eds 12	2*5 cyc	les, fe	or to	tal 1	000 i	50000																
b) pip	2600	0 Each iter	ation	needs 26 cycles,	thus	260	00 cy	cles fo	or 10	00 it	eration	is. 260	006	is the	actu	al nu	umber	of cycl	es if v	vec	ount	thes																	
c) pip	1700	0 First itera	ation	takes 16 cycles, o	other	riter	ations	each	take	s 17	cycles.	1700	5 is 1	he ad	tual	num	her o	fcvcles	ifwe	cou	nt th	ne stai	50000																
d) pip	1500	0 First iter	ation	takes 14 cycles, o	other	riter	ations	each	take	s 15	cycles.	1500	5 is 1	he ad	Ver	tica	al (Va	lue) Ax	is e	cou	nt th	ne star																	
-71-1			1	· · · · ·		1	1 1			1		1	1	1			1				1	· · · · ·	40000		-														
																						1	30000																
																							20000																
83									1																														
84			c)	pipeline with forward	1	2	3 4	5	6	7	89	10	11	12 1	13 14	15	5 16	17 18	19	20	21	22 2	10000																!
85				add x5, x0, 1 add x22 x4 -1	IF	ID			WB			+	-	-	-	+			-				0																
87			LOOP	beq x5, x22, Exit			IF II	> EX	ME	WB													0		a) no p	pipeline		b) pipeline	with no	forward	ding c'	.) pipelir	e with f	full forwar	ding d	i) pipelini	e with fu	ll forwar	rding .
88	Two cycles dela	y because of l	beq	slliw x6, x5, 2					JF	ID	EX MI	WB																					_			and loa	ad-use so	heduling	g
89				add x7, x22, x6						IF	ID EX	ME	WВ																		\square					_			
90			- d 1	lw x9, 0(x7)					-		IF ID	EX	ME	WB																	<u>і </u>			\square			_	—	+-
91		cvcle dela	ra, 1 N	add x9, x10, x9							ir	īυ	EA JE		VD FX M	F W	R					_ The	sec	ond it	era	tion,	anc	d the re	st	, 17	cycle	es					-	+	+
93	1	load-use haza	rd, 1	lw x10, 4(x7)										IF	DE	(M	E WB																		-				+
94		cycle dela	y	add x9, x10, x9											JF	JI.) EX	ME WB																					
95				add x8, x23, x6												IF	ID	EX ME	WB											\square	\vdash	\square		\vdash					
96				sw x9, 0(x8)													-11-		ME	WB	W/B		-							+	\vdash	\vdash		\vdash	+	+		+	+
98				beg x0, x0, LOOP														10 10 11F	ID	EX	ME	WB					_			+	\vdash	\vdash		\vdash	+	+		+	+
99	2 cycles delay be	cause of beq		beq x5, x22, Exit																	/IF//	ID EX	M	W8															
100	2 cycles delay be	cause of beq		slliw x6, x5, 2																		IF	1D	EX	ME	W8													\square
101				add x7, x22, x6				_	_						_	_							115	10	EX	ME	WB	14/0						\vdash	+	+	_	—	+-
102				$1W \times 9, 0(x7)$ $1W \times 10 -4(x7)$					The	firs	t iterat	ion. 1	5 cv	cles										115	10 16		FX	ME WE	ł					\vdash	+	+	-		+
104			uo	add x9, x10, x9					1	1		1 1	,	1		T							t				IF	ID EX	ME	WB					+	-			+
105			ati	lw x10, 4(x7)																								IF ID	EX	ME	WB								
106			iter	add x9, x10, x9				_	_				_			_													IF	ID	EX	ME	WB		\rightarrow			_	
107			i pu	add x8, x23, x6				_					_		_	_	_						ł							1 11-	10	LEX ID	IVIE EV	WB NE 1	N/B		-		+
109			cor	addi x5, x5, 1												-							t									IF	10	EX I	ME V	VB			+
110			se	beq x0, x0, LOOP																			V										NF	ID	EX №	ЛE W	в		
111														_																	\square			\square					
112									-			+	_	_		_		· · · · ·	-				_						-	\vdash	\vdash	\vdash		\vdash	+	+	_	+	+-
114			d)	pipeline with forward	1	2	3 4	1 5	6	7	8 9	10	11	12 1	13 14	1 15	5 16	17 18	19	20	21	22 23	24	25	26	27	28	29 30	31	32	33	34	35	36	37 3	38 3	9 40	41	42
115				add x5, x0, 1	IF	ID	EX N	IE WE																															
116				add x22, x4, -1		IF	ID E	X ME	WB																						\square			\square	_				
117			LOOP	beq x5, x22, Exit			IF II) EX	ME	WB	EV AAI	14/17											_						-	\vdash	\vdash	\vdash		\vdash	+	+	_	+	+-
119				add x7, x22. x6						IF	ID EX	ME	WB						-				+						+	\vdash	\vdash	\vdash		\vdash	+	+		+-	+
120				lw x9, 0(x7)							IF ID	EX	ME	WB																									
121	The four instructions are	rescheduled		lw x10, -4(x7)							IF	ID	ЕX	ME V	VB			Tł	ne se	con	d ite	ration,	and	the	rest	, 1	5 c\	vcles	_		\square								\Box
122	so we have two loads fir	st and then		lw x11, 4(x7)								IF	ID	EX A	VIE W	B F 14/	D		1	-			-	1 1		<u> </u>	-		<u> </u>	\vdash	\vdash	\vdash		\vdash	+	+	_	—	—
123	register x11 to help	on this		add x9, x10, x9									H.	IF	D E	E VV (M	e E WB		-				-				_		-	$ \rightarrow $	\vdash	\vdash		\vdash	+	+	-	+	+
125				add x8, x23, x6										<u> </u>	IF IC	Ð	K ME													+-			\rightarrow		+	-		-	+
126				sw x9, 0(x8)											IF	JI) EX	WB																					
127				addi x5, x5, 1												IF		EX WB	14.00		\square									\square	\square	\square		\vdash	+	\perp		+	+
128	2 cycles delay bo	cause of bea		beq x0, x0, LOOP													IF.	ID EX	WB	in	¢V.	MAC 14/4									\square	\vdash		\vdash	+	+	_	+	+
129	2 cycles delay be	cause of bed		slliw x6, x5, 2				+	-			┶┽				+			15	10		IF ID	Ð	ME	WB					ł	\vdash	\vdash		\vdash	+	+	+	+	+
131				add x7, x22, x6												1						IF	ID	EX	ME	WB													T
132				lw x9, 0(x7)					The	firs	t iterat	ion, 1	4 cy	cles									IF	ID	EX	ME	WB					\square		\square	_	\square			F
133			c	lw x10, -4(x7)				_		-		<u> </u>	Ť		-	-								IF	ID	EX	ME	WB			\square	\vdash		\vdash	+	+	_	+	+
134			Itio	add x9, x10, x9				+	-	-		+			+	+	+								14.	IF	EA ID	EX M	W/P		\vdash	\vdash		\vdash	+	+	+	+	+
136			era	add x9, x11, x9								+				+											IF	ID EX	ME	WB					+	+		1	+
137			dit	add x8, x23, x6																								IF ID	EX	ME		\square		\square	\square				F

Chapter 4: The Processor

- Lecture
 - 4.1 Introduction
 - 4.2 Logic Design Conventions
 - 4.3 Building a Datapath
- Lecture
 - 4.4 A Simple Implementation Scheme
- Lecture
 - 4.5 An Overview of Pipelining
- Lecture (Pipeline implementation), will not be covered!
 - 4.6 Pipelined Datapath and Control
 - 4.7 Data Hazards: Forwarding versus Stalling
 - 4.8 Control Hazards
 - 4.9 Exceptions
 - 4.13 Advanced Topic: An Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations
- Lecture (Advanced pipeline techniques and real-world CPU examples)
- 4.10 Parallelism via Instructions
 - 4.11 Real Stuff: The ARM Cortex-A8 and Intel Core i7 Pipelines
 - 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply
 - 4.14 Fallacies and Pitfalls
 - 4.15 Concluding Remarks

Instruction-Level Parallelism (ILP)

- Pipelining: executing multiple instructions in parallel

 — CPI ~= 1

 Instruction number
 I 2 3 4 5 6 7 8
- To increase ILP
 - Deeper pipeline by having more stages
 - Less work per stage \Rightarrow shorter clock cycle
 - Multiple issue
 - Replicate pipeline stages ⇒ multiple pipelines
 - Start multiple instructions per clock cycle

Performance of Multiple issue

- E.g., 4GHz 2-way multiple-issue
- IPC (Instruction Per Cycle): 2
 - peak CPI = 0.5
 - Instr/Second: 4*10⁹ * 2 = 8*10⁹
- But dependencies reduce this in practice
 - Pipeline hazards for single issue happen
 - Not always have two instruction to be issued per cycle





Multiple Issue

- Static multiple issue
 - Compiler groups instructions to be issued together
 - Packages them into "issue slots"
 - Compiler detects and avoids hazards
- Dynamic multiple issue
 - CPU examines instruction stream and chooses instructions to issue each cycle
 - Compiler can help by reordering instructions
 - CPU resolves hazards using advanced techniques at runtime

IF	ID	EX	MEM	WB				
IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
	IF	ID	EX	MEM	WB			
•		IF	ID	EX	MEM	WB		
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB
				IF	ID	EX	MEM	WB

High-end processors (desktop, server) use dynamic multiple issue

Speculation

- "Guess" what to do with an instruction
 - Start operation as soon as possible
 - Check whether guess was right
 - If so, complete the operation
 - If not, roll-back and do the right thing
- Common to static and dynamic multiple issue
- Examples
 - Speculate on branch outcome
 - Roll back if path taken is different
 - Speculate on load
 - Roll back if location is updated



Compiler/Hardware Speculation

- Compiler can reorder instructions
 - e.g., move load before branch
 - Can include "fix-up" instructions to recover from incorrect guess
 - Move lw to remove load-use cycle delay in RAW hazards
 - Schedule delayed slot
- Hardware can look ahead for instructions to execute
 - Buffer results until it determines they are actually needed
 - Flush buffers on incorrect speculation



Static Multiple Issue

- Compiler groups instructions into "issue packets"
 - Group of instructions that can be issued on a single cycle
 - 2 IPC: ALU/BEQ + LW/SW
 - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
 - Specifies multiple concurrent operations
 - \Rightarrow Very Long Instruction Word (VLIW)

Instruction type				Pip	e stages			
ALU or branch instruction	IF	ID	EX	MEM	WB			
Load or store instruction	IF	ID	EX	MEM	WB			
ALU or branch instruction		IF	ID	EX	MEM	WB		
Load or store instruction		IF	ID	EX	MEM	WB		
ALU or branch instruction			IF	ID	EX	MEM	WB	
Load or store instruction			IF	ID	EX	MEM	WB	
ALU or branch instruction				IF	ID	EX	MEM	WB
Load or store instruction				IF	ID	EX	MEM	WB

Scheduling Static Multiple Issue

- Compiler must remove some/all hazards
 - Reorder instructions into issue packets
 - No dependencies with a packet
 - Possibly some dependencies between packets
 - Varies between ISAs; compiler must know!
 - Pad with nop if necessary

Instruction type				Pip	e stages			
ALU or branch instruction	IF	ID	EX	MEM	WB			
Load or store instruction	IF	ID	EX	MEM	WB			
ALU or branch instruction		IF	ID	EX	MEM	WB		
Load or store instruction		IF	ID	EX	MEM	WB		
ALU or branch instruction			IF	ID	EX	MEM	WB	
Load or store instruction			IF	ID	EX	MEM	WB	
ALU or branch instruction				IF	ID	EX	MEM	WB
Load or store instruction				IF	ID	EX	MEM	WB

RISC-V with Static Dual Issue

- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - 64-bit aligned
 - ALU/branch, then load/store
 - Pad an unused instruction with nop

Instruction type				Pip	e stages			
ALU or branch instruction	IF	ID	EX	MEM	WB			
Load or store instruction	IF	ID	EX	MEM	WB			
ALU or branch instruction		IF	ID	EX	MEM	WB		
Load or store instruction		IF	ID	EX	MEM	WB		
ALU or branch instruction			IF	ID	EX	MEM	WB	
Load or store instruction			IF	ID	EX	MEM	WB	
ALU or branch instruction				IF	ID	EX	MEM	WB
Load or store instruction				IF	ID	EX	MEM	WB

RISC-V with Static Dual Issue

- Double resources
 - 2 set of register R/W ports
 - 2 ALUs
 - Top for Load/store
 - Bottom for AL and BEQ



Hazards in the Dual-Issue RISC-V

- More instructions executing in parallel
- EX data hazard
 - Forwarding avoided stalls with single-issue
 - Now can't use ALU result in load/store in same packet
 - add x10, \$s0, \$s1
 load \$s2, 0(x10)
 - Split into two packets, effectively a stall
- Load-use hazard

Instruction type	Pipe stages				
ALU or branch instruction	IF	ID	EX	MEM	WB
Load or store instruction	IF	ID	EX	MEM	WB
ALU or branch instruction		IF	ID	EX	MEM
Load or store instruction		IF	ID	EX	MEM
ALU or branch instruction			IF	ID	EX
Load or store instruction			IF	ID	EX
ALU or branch instruction				IF	ID
Load or store instruction				IF	ID

- Still one cycle use latency, but now two instructions
- More aggressive scheduling required
Schedule this for dual-issue RISC-V
Loop: 1d x31, 0(x20) # x31=array element add x31, x31, x21 # add scalar in x21 sd x31, 0(x20) # store result addi \$20, x20, -8 # decrement pointer blt x22, x20, Loop # compare to loop limit # branch if x20 > x22

	ALU or branch instruction	Data transfer instruction	Clock cycle
Loop:	- 3.	ld x31,0(x20)	1
	addi x20,x20,-8 ANI		2
	add x31,x31,x21		3
	blt x22,x20,Loop	→ sd x31,8(x20)	4

addi and Id CANNOT be in one cycle

Figure 4.67

- Load-use (Id-add) hazard: 1 cycle delay
- IPC = 5/4 = 1.25 (c.f. peak IPC = 2)

Loop Unrolling

- Replicate loop body to expose more parallelism
 - Reduces loop-control overhead
 - For two calculations, e.g. A[i]+=a
 - 2 beq vs 1 beq; 2 i-1 vs 1 i-2
- Use different registers per replication
 - Called "register renaming"
 - Avoid loop-carried "anti-dependencies"
 - Store followed by a load of the same register
 - Aka "name dependence"
 - Reuse of a register name

Unrolling with factor 4 Loop Unrolling Example for (i=1000;i!=0;i-=4) { A[i] += a;

}

- Load-use hazard
 - 1 cycle use delay

A[i] += a; A[i-1] += a; A[i-2] += a; A[i-3] += a;

	ALU or branch instruction	Data transfer instruction	Clock cycle
Loop:	addi x20,x20,-32	ld x28,0(x20)	1
	Alil	ld x29,24(x20)	2
	add x28,x28,x21	ld x30,16(x20)	3
	add x29,x29,x21	ld x31,8(x20)	4
	add x30,x30,x21	~ sd x28,32(x20)	5
	add x31,x31,x21	sd x29,24(x20)	6
		sd x30,16(x20)	7
	blt x22,x20,Loop	sd x31,8(x20)	8

• IPC = 14/8 = 1.75

Figure 4.68

- Closer to 2, but at cost of registers and code size

Summary for Four Iterations of the Loop Unrolling with factor 4

	ALU or branch instruction	Data transfer instruction	Clock cycle
Loop:		ld x31,0(x20)	1
	addi x20,x20,-8		2
	add x31,x31,x21		3
	blt x22,x20,Loop	sd x31,8(x20)	4

- Original version + single issue
 - − Total 20 instructions →
 ~5 cycles/calculation
- Original version + multi-issue
 - About 4 cycles/calculation
- Unrolling by 4 + single issue
 - 14 instructions \rightarrow 3.5 cycles/calculation (14/4
- Unrolling + multi-issue
 - About 2 clocks/calculation (8/4)

	ALU or branch instruction	Data transfer instruction	Clock cycle
Loop:	addi x20,x20,-32	ld x28,0(x20)	1
		ld x29,24(x20)	2
	add x28,x28,x21	ld x30,16(x20)	3
	add x29,x29,x21	ld x31,8(x20)	4
	add x30,x30,x21	sd x28,32(x20)	5
	add x31,x31,x21	sd x29,24(x20)	6
		sd x30,16(x20)	7
	blt x22,x20,Loop	sd x31,8(x20)	8

Static Multiple Issue

- Compiler groups instructions into "issue packets"
- Group of instructions that can be issued on a single cycle
 2 IPC: ALU/BEQ + LW/SW
- Determined by pipeline resources required
- Think of an issue packet as a very long instruction
- Specifies multiple concurrent operations
- \Rightarrow Very Long Instruction Word (VLIW)

Instruction type				Pip	e stages			
ALU or branch instruction	IF	ID	EX	MEM	WB			111
Load or store instruction	IF	ID	EX	MEM	WB			≺
ALU or branch instruction		IF	ID	EX	MEM	WB		
Load or store instruction		IF	ID	EX	MEM	WB		1
ALU or branch instruction	1		IF	ID	EX	MEM	WB	1

Dynamic Multiple Issue

- "Superscalar" processors
- CPU decides whether to issue 0, 1, 2, ... each cycle
 - Avoiding structural and data hazards
- Avoids the need for compiler scheduling
 - Though it may still help
 - Code semantics ensured by the CPU

Dynamic Pipeline Scheduling

- Allow the CPU to execute instructions out of order to avoid stalls
 - But commit result to registers in order
- Example

1d	x31	, 0(x)	21)
add	x1,	x31,	x 2
sub	x23,	,x23,	x3
andi	x5,	x23,	20

Can start sub while add is waiting for lw

Dynamically Scheduled CPU



Why Do Dynamic Scheduling?

- Why not just let the compiler schedule code?
- Not all stalls are predicable
 - e.g., cache misses
- Can't always schedule around branches
 - Branch outcome is dynamically determined
- Different implementations of an ISA have different latencies and hazards

Does Multiple Issue Work?

The BIG Picture

- Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- Some dependencies are hard to eliminate
 - e.g., pointer aliasing
- Some parallelism is hard to expose
 - Limited window size during instruction issue
- Memory delays and limited bandwidth
 - Hard to keep pipelines full
- Speculation can help if done well

Power Efficiency

- Complexity of dynamic scheduling and speculations requires power
- Multiple simpler cores may be better

			Pipeline	Issue	Out-of-Order/	Cores/		
Microprocessor	Year	Clock Rate	Stages	Width	Speculation	Chip	Pow	er
Intel 486	1989	25 MHz	5	1	No	1	5	W
Intel Pentium	1993	66 MHz 5 2 No		1	10	W		
Intel Pentium Pro	1997	200 MHz	10	3	Yes	1	29	W
Intel Pentium 4 Willamette	2001	2000 MHz	22	3	Yes	1	75	W
Intel Pentium 4 Prescott	2004	3600 MHz	31	3	Yes	1	103	W
Intel Core	2006	2930 MHz	14	4	Yes	2	75	W
Intel Core i5 Nehalem	2010	3300 MHz	14	4	Yes	2–4	87	W
Intel Core i5 Ivy Bridge	2012	3400 MHz	14	4	Yes	8	77	W

Cortex A53 and Intel i7

Processor	ARM A53	Intel Core i7 920
Market	Personal Mobile Device	Server, cloud
Thermal design power	100 milliWatts (1 core @ 1 GHz)	130 Watts
Clock rate	1.5 GHz	2.66 GHz
Cores/Chip	4 (configurable)	4
Floating point?	Yes	Yes
Multiple issue?	Dynamic	Dynamic
Peak instructions/clock cycle	2	4
Pipeline stages	8	14
Pipeline schedule	Static in-order	Dynamic out-of-order with speculation
Branch prediction	Hybrid	2-level
1 st level caches/core	16-64 KiB I, 16-64 KiB D	32 KiB I, 32 KiB D
2 nd level caches/core	128-2048 KiB	256 KiB (per core)
3 rd level caches (shared)	(platform dependent)	2-8 MB

ARM Cortex-A53 Pipeline

- Used as the basis for several tablets and cell phones
 - Dual-issue, statically scheduled superscalar with dynamic issue detection → 0.5 CPI ideally





Figure 4.72

ARM Cortex-A53 Performance using SPEC2006

- Ideal CPI: 0.5 since it is 2-way multi-issue (IPC=2)
 - Best case 1.0, median case 1.3, worst 8.6
 - 60% stalls due to pipelining hazards
 - 40% stalls due to the memory hierarchy



Intel Core i7

- Aggressive out-of-order speculative
- 14 stages pipeline,
- Branch mispredictions costing 17 cycles.
- 48 load and 32 store buffers.
- Six independent functional units
 - 6-wide superscalar

Processor	Intel Core i7 920
Market	Server, Cloud
Thermal design power	130 Watts
Clock rate	2.66 GHz
Cores/Chip	4
Floating point?	Yes
Multiple Issue?	Dynamic
Peak instructions/clock cycle	4
Pipeline Stages	14
Pipeline schedule	Dynamic Out-of-order with Speculation
Branch prediction	2-level
1st level caches/core	32 KiB I, 32 KiB D
2nd level cache/core	256 KiB (per core)
3rd level cache (shared)	2–8 MiB





- Instruction fetch Fetch 16 bytes from the I cache
 - A multilevel branch target buffer to achieve a balance between speed and prediction accuracy.
 - A return address stack to speed up function return.
 - Mispredictions cause a penalty of about 15 cycles.

Core i7 Pipeline: Predecode



- Predecode –16 bytes instr in the predecode I buffer
 - *Macro-op fusion:* Fuse instr combinations such as compare followed by a branch into a single operation.
 - Instr break down: breaks the 16 bytes into individual x86 instructions.
 - nontrivial since the length of an x86 instruction can be from 1 to 17 bytes and the predecoder must look through a number of bytes before it knows the instruction length.
 - Individual x86 instructions (including some fused instructions) are placed into the 18-entry instruction queue.



- Micro-op decode Translate Individual x86 instructions into microops.
 - Micro-ops are simple MIPS-like instructions that can be executed directly by the pipeline (RISC style)
 - introduced in the Pentium Pro in 1997 and has been used since.
 - Three simple micro-op decoders handle x86 instructions that translate directly into one micro-op.
 - One complex micro-op decoder produce the micro-op sequence of complex x86 instr;
 - produce up to four micro-ops every cycle
 - The micro-ops are placed according to the order of the x86 instructions in the 28- entry micro-op buffer.



- *loop stream detection* and *microfusion by* the micro-op buffer preforms
 - If there is a sequence of instructions (less than 28 instrs or 256 bytes in length) that comprises a loop, the loop stream detector will find the loop and directly issue the micro-ops from the buffer
 - eliminating the need for the instruction fetch and instruction decode stages to be activated.
 - Microfusion combines instr pairs such as load/ALU operation and ALU operation/store and issues them to a single reservation station, thus increasing the usage of the buffer.
 - Study comparing the microfusion and macrofusion by Bird et al. [2007] discovered that microfusion had little impact on performance, while macrofusion appears to have a modest positive impact on integer performance and little impact on FP.

Core i7 Pipeline: Issue

- Basic instruction issue
 - Looking up the register location in the register tables
 - renaming the registers
 - allocating a reorder buffer entry
 - fetching any results from the registers or reorder buffer before sending the micro-ops to the reservation stations.
- 36-entry centralized reservation station shared by six functional units

Up to six micro-ops may be dispatched to the functional units every clock cycle.



Core i7 Pipeline: EXE and Retirement



- Micro-ops are executed by the individual function units
 - results are sent back to any waiting reservation station as well as to the register retirement unit, where they will update the register state. The entry corresponding to the instruction in the reorder buffer is marked as complete.
- Retirement
 - When one or more instructions at the head of the reorder buffer have been marked as complete, the pending writes in the register retirement unit are executed, and the instructions are removed from the reorder buffer.

Core i7 Performance running SPEC2006 INT

- Ideal CPI: 0.25
- Best 0.44, median 0.79, worst 2.67;





Concluding Remarks

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
 - More instructions completed per second
 - Latency for each instruction not reduced
- Hazards: structural, data, control
- Multiple issue and dynamic scheduling (ILP)
 - Dependencies limit achievable parallelism
 - Complexity leads to the power wall

Slides and Chapter Sections that are not covered for Fall 2020.

Chapter 4: The Processor

- Lecture
 - 4.1 Introduction
 - 4.2 Logic Design Conventions
 - 4.3 Building a Datapath
- Lecture
 - 4.4 A Simple Implementation Scheme
- Lecture
 - 4.5 An Overview of Pipelining
- Lecture (Pipeline implementation), will not be covered!
 - 4.6 Pipelined Datapath and Control
 - 4.7 Data Hazards: Forwarding versus Stalling
 - 4.8 Control Hazards
 - 4.9 Exceptions
 - 4.13 Advanced Topic: An Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations
- Lecture (Advanced pipeline techniques and real-world CPU examples)
 - 4.10 Parallelism via Instructions
 - 4.11 Real Stuff: The ARM Cortex-A8 and Intel Core i7 Pipelines
 - 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply
 - 4.14 Fallacies and Pitfalls
 - 4.15 Concluding Remarks

MIPS Pipelined Instruct Datapath Instruct

	Clock number								
Instruction number	1	2	3	4	5	6	7	8	9
Instruction <i>i</i>	IF	ID	EX	MEM	WB				
Instruction <i>i</i> +1		IF	ID	EX	MEM	WB			
Instruction <i>i</i> +2			IF	ID	EX	MEM	WB		
Instruction <i>i</i> +3				IF	ID	EX	MEM	WB	
Instruction <i>i</i> +4					IF	D	EX	MEM	WB



135

Pipeline registers

	Clock number								
Instruction number	1	2	3	4	5	6	7	8	9
Instruction <i>i</i>	IF	ID	EX	MEM	WB				
Instruction <i>i</i> +1		IF	ID	EX	MEM	WB			
Instruction <i>i</i> +2			IF	- ID	EX	MIEM	WB		
Instruction <i>i</i> +3				IF	ID	EX	MEM	WB	
Instruction <i>i</i> +4					IF	ID	EX	MEM	WB

- Registers between stages
 - For each instruction, hold information produced in previous stage/cycle and pass on
 - Each register set (IF/ID, ID/EX, EX/MEM, MEM/WB) has the information for each of the instructions that are in the pipeline



Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

IF for Load, Store, ...



Instruction word and PC+4 are in the IF/ID pipeline register

ID for Load, Store, ...



Value of \$5, 32, and others are in ID | EX pipeline register Similar info of the following instruction are now in IF | ID register

139

EX for Load



Value of \$5+32, and others are in EX | MEM pipeline register

MEM for Load



Value of MEM[\$5+32], and others are in MEM|WB pipeline register for WB 141

WB for Load



Value of MEM[\$5+32], and others are in MEM|WB pipeline register for WB 142

Corrected Datapath for Load

LW \$4, 32(\$5)



LW completes and exits from the pipeline.

EX for Store



Value of \$5+64 and \$6 are in EX | MEM pipeline register

144

MEM for Store



\$6 is written to MEM[\$5+64]

145

WB for Store



Nothing to do for SW in WB stage and SW completes

146

SW \$6, 64(\$5)
Multi-Cycle Pipeline Diagram

• Traditional form

	Time (in clock cycles)								
	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
Program execution order (in instructions)									
lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write bac

Single-Cycle Pipeline Diagram

• State of pipeline in a given cycle



Multi-Cycle Pipeline Diagram

Form showing resource usage



Pipelined Control (Simplified)



Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation



Pipelined Control



Data Hazards in ALU Instructions

• Consider this sequence:

sub \$2, \$1,\$3
and \$12,\$2,\$5
or \$13,\$6,\$2
add \$14,\$2,\$2
sw \$15,100(\$2)

- Called Read After Write (RAW) hazards
- We can resolve hazards with forwarding
 - How do we detect when to forward?

Data Dependency → Data Hazards



Solution #1: Handling RAW Hazards by Forwarding



Solution #2: Insert stalls

Time (clock cycles)



Datapath for Forwarding



Detecting RAW Hazards

- Current instruction being executed in ID/EX register
- Previous instruction is in the EX/MEM register
- 2nd Previous is in the MEM/WB register.



• Forwarding happens in the same cycle

Detecting RAW Hazards



Detecting RAW Hazards



- Pass register numbers along pipeline
 - ID/EX.RegisterRs = register number for Rs in ID/EX (Rs1)
 - ID/EX.RegisterRt = register number for Rt in ID/EX (Rs2)
 - ID/EX.RegisterRd = register number for Rd in ID/EX

Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
 - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not R0
 - EX/MEM.RegisterRd \neq 0
 - MEM/WB.RegisterRd \neq 0



Forwarding Conditions

- Detecting RAW hazard with Previous Instruction
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01 (Forward from EX/MEM pipe stage)
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01 (Forward from EX/MEM pipe stage)



Forwarding Conditions

- Detecting RAW hazard with Second Previous
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10 (Forward from MEM/WB pipe stage)
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10 (Forward from MEM/WB pipe stage)



Control Signals During Forwarding:

Those Light Blue lines



RAW Hazards with Load/Store

- LW Rt, 20(Rs): load a word from memory @ [Rs]+20 into Rt
 - ID/RF: Read register Rs: [Rs] (rs select)
 - EX: Calculate effective address: [Rs] + 20
 - MEM: Memory read from [Rs]+20
 - Data is available in MEM | WB
 - Unlike ALU: data is available in EX | MEM
 - WB: data write back to Rt (rt select)
- SW Rt,12(Rs): store a word in Rt in the memory @ [Rs]+12
 - ID/RF: Read register Rs and Rt (rs and rt select, no rd)
 - Rs is needed in EX, and Rt is needed in MEM
 - EX: Calculate effective address: [Rs] + 12
 - MEM: Memory write to [Rs]+12
 - Need Rt to be available
 - Unlike ALU, data needs to be available in ID | EX
 - No need WB



Load-Use RAW Data Hazard



Stall/Bubble in the Pipeline



Stall/Bubble in the Pipeline



Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
 - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
 - ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt))
- If detected, stall and insert bubble



How to Stall the Pipeline

- Force control values in ID/EX register to 0
 - EX, MEM and WB do **nop** (no-operation)
- Prevent update of PC and IF/ID register
 - Using instruction is decoded again
 - Following instruction is fetched again
 - 1-cycle stall allows MEM to read data for 1w
 - Can subsequently forward to EX stage

Datapath with Hazard Detection



Compiler Scheduling for Removing Load-Use Stall

- Compilers can schedule code in a way to avoid load → ALU-use stalls
 a = b + c; d = e f;
- Slow code: 2 stall cycles lw r10, (r1) # r1 = addr bFast code: No Stalls lw r11, (r2) # r2 = addr c lw r10, 0(r1) # stall lw r11, 0(r2) add r12, r10, r11 # b + c lw r13, 0(r4) r12, (r3) # r3 = addr a SW lw r14, 0(r5) lw r13, (r4) # r4 = addr eadd r12, r10, r11 r14, (r5) # r5 = addr f lw 🛛 sw r12, 0(r3) # stall sub r15, r13, r14 sub r15, r13, r14 # e - f sw r15, 0(r6) **Sw** r15, (r6) # r6 = addr d

Stalls and Performance

The BIG Picture

- Stalls reduce performance
 - But are required to get correct results
- Compiler can arrange code to avoid hazards and stalls
 - Requires knowledge of the pipeline structure

Control Hazards Because of Branches

• Branch outcome determined in MEM

40 beq \$1, \$3, 28 EX/MEM and \$12, \$2, \$5 44 or \$13, \$6, \$2 **48** Instruction ALU ALU memory 52 add \$14, \$2, \$2 MemBea Instruction \$4, 50(\$7) 72 **I**w

Control Hazards

Branch outcome determined in MEM



Reducing Branch Delay

- In general, branch could cause 3 cycle delay
 - Since branch outcome is determined at MEM stage
- Move hardware to determine outcome at ID stage → 1 cycle delay



For BEQ: add target address adder and Register comparator in the ID stage

Reducing Branch Delay

- Move hardware to determine outcome to ID stage → 1 cycle delay
 - Add Target address adder and Register comparator
- Example: branch taken
- 36 sub \$10, \$4, \$8
 40 beq \$1, \$3, 7 # PC-relative branch to 40+4+7*4=72
 44 and \$12, \$2, \$5
 48 or \$13, \$2, \$6
 52 add \$14, \$4, \$2
 56 slt \$15, \$6, \$7
 ...
 72 lw \$4, 50(\$7)





Four Branch Hazard Alternatives

- #1: Stall until branch direction is clear
- #2: Predict Branch Not Taken
 - Execute successor instructions in sequence
 - "Squash" instructions in pipeline if branch actually taken
 - Advantage of late pipeline state update
 - 47% MIPS branches not taken on average
 - PC+4 already calculated, so use it to get next instruction
- #3: Predict Branch Taken
 - 53% MIPS branches taken on average
 - But haven't calculated branch target address in MIPS
 - MIPS still incurs 1 cycle branch penalty
 - Other machines: branch target known before outcome

Four Branch Hazard Alternatives

- #4: Schedule Branch Delay Slots
 - Exec an instruction in that delay slot regardless whether branch will be taken or not



Exceptions and Interrupts

- "Unexpected" events requiring change in flow of control
 - Different ISAs use the terms differently
- Exception
 - Arises within the CPU
 - e.g., undefined opcode, overflow, syscall, ...
- Interrupt
 - From an external I/O controller
- Dealing with them without sacrificing performance is hard
Handling Exceptions

- In MIPS, exceptions managed by a System Control Coprocessor (CPO)
- Save PC of offending (or interrupted) instruction
 In MIPS: Exception Program Counter (EPC)
- Save indication of the problem
 - In MIPS: Cause register
 - We'll assume 1-bit
 - 0 for undefined opcode, 1 for overflow
- Jump to handler at 8000 00180

An Alternate Mechanism

- Vectored Interrupts
 - Handler address determined by the cause
- Example:
 - Undefined opcode: C000 0000
 - Overflow: C000 0020
 - ...: C000 0040
- Instructions either
 - Deal with the interrupt, or
 - Jump to real handler

Handler Actions

- Read cause, and transfer to relevant handler
- Determine action required
- If restartable
 - Take corrective action
 - use EPC to return to program
- Otherwise
 - Terminate program
 - Report error using EPC, cause, ...

Exceptions in a Pipeline

- Another form of control hazard
- Consider overflow on add in EX stage add \$1, \$2, \$1
 - Prevent \$1 from being clobbered
 - Complete previous instructions
 - Flush add and subsequent instructions
 - Set Cause and EPC register values
 - Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware

Pipeline with Exceptions



Exception Properties

- Restartable exceptions
 - Pipeline can flush the instruction
 - Handler executes, then returns to the instruction
 - Refetched and executed from scratch
- PC saved in EPC register
 - Identifies causing instruction
 - Actually PC + 4 is saved
 - Handler must adjust

Exception Example

• Exception on add in

40sub\$11, \$2, \$444and\$12, \$2, \$548or\$13, \$2, \$642add\$1, \$2, \$150slt\$15, \$6, \$754lw\$16, 50(\$7)

Handler

. . .

80000180 sw \$25, 1000(\$0) 80000184 sw \$26, 1004(\$0)

Exception Example



Exception Example



Multiple Exceptions

- Pipelining overlaps multiple instructions
 - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest instruction
 - Flush subsequent instructions
 - "Precise" exceptions
- In complex pipelines
 - Multiple instructions issued per cycle
 - Out-of-order completion
 - Maintaining precise exceptions is difficult!

Imprecise Exceptions

- Just stop pipeline and save state
 - Including exception cause(s)
- Let the handler work out
 - Which instruction(s) had exceptions
 - Which to complete or flush
 - May require "manual" completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines

Data Hazards for Branches

 If a comparison register is a destination of 2nd or 3rd preceding ALU instruction



Can resolve using forwarding

Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle



Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
 - Need 2 stall cycles



1-Bit Predictor: Shortcoming

• Inner loop branches mispredicted twice!



- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

2-Bit Predictor

• Only change prediction on two successive mispredictions



Calculating the Branch Target

- Even with predictor, still need to calculate the target address
 - 1-cycle penalty for a taken branch
- Branch target buffer
 - Cache of target addresses
 - Indexed by PC when instruction fetched
 - If hit and instruction is branch predicted taken, can fetch target immediately

Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction

Speculation and Exceptions

- What if exception occurs on a speculatively executed instruction?
 - e.g., speculative load before null-pointer check
- Static speculation
 - Can add ISA support for deferring exceptions
- Dynamic speculation
 - Can buffer exceptions until instruction completion (which may not occur)

Matrix Multiply

Unrolled C code

```
1 #include <x86intrin.h>
2 #define UNROLL (4)
3
4 void dgemm (int n, double* A, double* B, double* C)
5 {
  for (int i = 0; i < n; i +=UNROLL*4)
6
   for (int j = 0; j < n; j++) {
7
8
    m256d c[4];
    for ( int x = 0; x < UNROLL; x++ )
9
10
    c[x] = mm256 load pd(C+i+x*4+j*n);
11
12
    for( int k = 0; k < n; k++ )
13
     {
     m256d b = mm256 broadcast sd(B+k+j*n);
14
     for (int x = 0; x < UNROLL; x++)
15
     c[x] = mm256 add pd(c[x])
16
17
                         mm256 mul pd( mm256 load pd(A+n*k+x*4+i), b));
18
     }
19
20
     for ( int x = 0; x < UNROLL; x++ )
21
      mm256 store pd(C+i+x*4+j*n, c[x]);
22 }
23 }
```

Matrix Multiply

Assembly code:

1 vmovapd (%r11),%ymm4 # Load 4 elements of C into %ymm4 2 mov %rbx,%rax # register %rax = %rbx 3 xor %ecx,%ecx # register %ecx = 0 4 vmovapd 0x20(%r11),%ymm3 # Load 4 elements of C into %ymm3 5 vmovapd 0x40(%r11),%ymm2 # Load 4 elements of C into %ymm2 6 vmovapd 0x60(%r11),%ymm1 # Load 4 elements of C into %ymm1 7 vbroadcastsd (%rcx,%r9,1),%ymm0 # Make 4 copies of B element 8 add \$0x8, %rcx # register %rcx = %rcx + 8 9 vmulpd (%rax),%ymm0,%ymm5 # Parallel mul %ymm1,4 A elements 10 vaddpd %ymm5,%ymm4,%ymm4 # Parallel add %ymm5, %ymm4 11 vmulpd 0x20(%rax),%ymm0,%ymm5 # Parallel mul %ymm1,4 A elements 12 vaddpd %ymm5,%ymm3,%ymm3 # Parallel add %ymm5, %ymm3 # Parallel mul %ymm1,4 A elements 13 vmulpd 0x40(%rax),%ymm0,%ymm5 14 vmulpd 0x60(%rax),%ymm0,%ymm0 # Parallel mul %ymm1,4 A elements 15 add %r8,%rax # register %rax = %rax + %r8 16 cmp %r10,%rcx # compare %r8 to %rax 17 vaddpd %ymm5,%ymm2,%ymm2 # Parallel add %ymm5, %ymm2 18 vaddpd %ymm0,%ymm1,%ymm1 # Parallel add %ymm0, %ymm1 19 jne 68 <dgemm+0x68> # jump if not %r8 != %rax 20 add \$0x1,%esi # register % esi = % esi + 1 21 vmovapd %ymm4, (%r11) # Store %ymm4 into 4 C elements 22 vmovapd %ymm3,0x20(%r11) # Store %ymm3 into 4 C elements 23 vmovapd %ymm2,0x40(%r11) # Store %ymm2 into 4 C elements 24 vmovapd %ymm1,0x60(%r11) # Store %ymm1 into 4 C elements

Performance Impact



Concluding Remarks

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
 - More instructions completed per second
 - Latency for each instruction not reduced
- Hazards: structural, data, control
- Multiple issue and dynamic scheduling (ILP)
 - Dependencies limit achievable parallelism
 - Complexity leads to the power wall

Fallacies

- Pipelining is easy (!)
 - The basic idea is easy
 - The devil is in the details
 - e.g., detecting data hazards
- Pipelining is independent of technology
 - So why haven't we always done pipelining?
 - More transistors make more advanced techniques feasible
 - Pipeline-related ISA design needs to take account of technology trends
 - e.g., predicated instructions

Pitfalls

- Poor ISA design can make pipelining harder
 - e.g., complex instruction sets (VAX, IA-32)
 - Significant overhead to make pipelining work
 - IA-32 micro-op approach
 - e.g., complex addressing modes
 - Register update side effects, memory indirection
 - e.g., delayed branches
 - Advanced pipelines have long delay slots

End of Chapter 4

Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1



Sequential Elements

- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later

