#### Chapter 2: Instructions: Language of the Computer 2.1 – 2.3 Introduction, Operations and Operands, 2.4 – 2.5 Signed and Unsigned Numbers, Representing Instructions in the Computer

ITSC 3181, Introduction to Computer Architecture https://passlab.github.io/ITSC3181/

> Department of Computer Science Yonghong Yan <u>yyan7@uncc.edu</u> https://passlab.github.io/yanyh/

#### **Chapter 2: Instructions: Language of the Computer**

#### Lecture

- 2.1 Introduction
- 2.2 Operations of the Computer Hardware
- 2.3 Operands of the Computer Hardware

#### • Lecture

- 2.4 Signed and Unsigned Numbers
- 2.5 Representing Instructions in the Computer

#### • Lecture

- 2.6 Logical Operations
- 2.7 Instructions for Making Decisions

- Lecture
  - 2.8 Supporting Procedures in Computer Hardware
  - 2.9 Communicating with People
  - 2.10 RISC-V Addressing for Wide Immediate and Addresses
- Lecture
  - 2.11 Parallelism and Instructions: Synchronization
  - 2.12 Translating and Starting a Program
    - We covered before along with C Basics
  - 2.13 A C Sort Example to Put It All Together
  - 2.14 Arrays versus Pointers
    - We covered most before along with C Basics
  - 2.15 Advanced Material: Compiling C and Interpreting Java
  - 2.16 Real Stuff: MIPS Instructions
  - 2.17 Real Stuff: x86 Instructions
  - 2.18 Real Stuff: The rest of RISC-V
  - 2.19 Fallacies and Pitfalls
  - 2.20 Concluding Remarks
  - 2.21 Historical Perspective and Further Reading

3

#### **Instruction Set**

- The repertoire of instructions of a computer
- Different computers have different instruction sets
  - But with many aspects in common
- Early computers had very simple instruction sets
  - Simplified implementation
- Many modern computers also have simple instruction sets

}	Disassembly o	f sectionTEXT,	_text:	
Compiler	_swap: 0: 1: 4: 8:	55 pushq 48 89 e5 48 89 7d f8 89 75 f4	%rbp movq movq movl	%rsp, %rbp %rdi, -8(%rbp) %esi -12(%rbp)
swap: slli x6, x11, 3 add x6, x10, x6	b: f: 13:	48 8b 7d f8 48 63 45 f4 8b 34 87 80 75 f0	move movq movslq movl	-8(%rbp), %rdi -12(%rbp), %rax (%rdi,%rax,4), %esi
ld x7, 8(x6) sd x7, 0(x6) sd x5, 8(x6) jalr x0, 0(x1)	10: 19: 1d: 20:	48 8b 45 f8 8b 75 f4 83 c6 01	movq movl addl	-8(%rbp), %rax -12(%rbp), %esi \$1, %esi
L	26:	8b 34 b8	movl	(%rax,%rdi,4), %esi

#### **RISC-V and X86\_64 Assembly Example**

High-level language program (in C)	<pre>swap(size_t v[], size_t k) MacBook-Pro-8:exercises yanyh\$ gcc -c swap.c {     size_t temp;     temp = v[k]:</pre> MacBook-Pro-8:exercises yanyh\$ objdump -D swap.o							
(110)	v[k] = v[k+1]; v[k+1] = temp	<pre>swap.o: file 1</pre>	format Mach-O 64-b	it x86-64	4			
	<pre>/[k:1] * comp, }</pre>	Disassembly of	f sectionTEXT,_	_text:				
		_swap:						
		0:	55 pushq	%rbp				
	Compiler	1:	48 89 e5	movq	%rsp, %rbp			
		4:	48 89 7d f8	movq	%rdi, -8(%rbp)			
		8:	89 75 f4	movl	%esi, -12(%rbp)			
Assembly	swan.	b:	48 8b 7d f8	movq	-8(%rbp), %rdi			
language	slli x6, x11, 3	f:	48 63 45 f4	movslq	-12(%rbp), %rax			
program	add x6, x10, x6	13:	8b 34 87	movl	(%rdi,%rax,4), %esi			
(for RISC-V)	ld x5, 0(x6)	16:	89 75 f0	movl	%esi, -16(%rbp)			
	1d x/, 8(x6)	19:	48 8b 45 f8	movq	-8(%rbp), %rax			
	$x_{1}^{2}$ $x_{2}^{2}$ $x_{2}^{2}$ $x_{3}^{2}$ $x_{4}^{2}$ $x_{5}^{2}$ $x_{5}^{2}$ $x_{6}^{2}$	1d:	8b 75 f4	movl	-12(%rbp), %esi			
	jalr x0, 0(x1)	20:	83 c6 01	addl	\$1, %esi			
		23:	48 63 fe	movslq	%esi, %rdi			
		26:	8b 34 b8	movl	(%rax,%rdi,4), %esi			
		29:	48 8b 45 f8	movq	-8(%rbp), %rax			
	Assembler	2d:	48 63 7d f4	movslq	-12(%rbp), %rdi			
		31:	89 34 b8	movl	%esi, (%rax,%rdi,4)			
		34:	8b 75 f0	movl	-16(%rbp), %esi			
	•	37:	48 8b 45 f8	movq	-8(%rbp), %rax			
Binary machine	0000000001101011001001100010011	3b:	8b 4d †4	movl	-12(%rbp), %ecx			
program	0000000000000110010000001100110011	3e:	83 C1 01	addl	\$1, %ecx			
(for RISC-V)	0000000100000110011001110000011	41:	48 63 19	movslq	%ecx, %rd1			
	0000000011100110011000000100011	44:	89 34 b8	movl	%es1, (%rax,%rd1,4)			
	00000000010100110011010000100011 0000000	47: 48:	5d popq c3 retq	%rbp	4			

# The RISC-V Instruction Set

- Used as the example throughout the book
  - We will use and study only three classes of instructions for a handful of ins
  - Sufficient for most programs.
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (<u>riscv.org</u>)
- Typical of many modern ISAs
  - See RISC-V Reference Data tear-out card
- Similar ISAs have a large share of embedded core market
  - Applications in consumer electronics, network/storage, cameras, printers, ...
- Other Instruction Set Architectures:
  - X86 and X86\_32: Intel and AMD, main-stream desktop/laptop/server
  - ARM: smart phone/pad
  - RISC-V: emerging and free ISA, closer to MIPS than other ISAs
    - The same textbook in RISC-V version
  - Others: Power, SPARC, etc

# **RISC vs. CISC**

- Design "philosophies" for ISAs: RISC vs. CISC
  - CISC = Complex Instruction Set Computer
    - X86, X86\_64 (Intel and AMD, main-stream desktop/laptop/server)
    - X86\* internally are still RISC
  - RISC = Reduced Instruction Set Computer
    - ARM: smart phone/pad
    - RISC-V: free ISA, closer to MIPS than other ISAs, the same textbook in RISC-V version
    - Others: Power, SPARC, etc
- Tradeoff:

	$\frac{\text{CPU Time}}{\text{CPU Time}} = \frac{\text{Ir}}{\text{CPU Time}}$	Instructions	<mark>Clock cycles </mark>	Seconds	
		Program	Instruction	Clock cycle	

- RISC:
  - Small instruction set
    - Easier for compilers
  - Limit each instruction to (at most):
    - three register accesses,
    - one memory access,
    - one ALU operation
    - => facilitates parallel instruction execution (ILP)
  - Load-store machine: minimize off-chip access

#### We Will Study Three Classes of Instructions

- **1.** Arithmetic-logic instructions
  - add, sub, addi, and, or, shift left | right, etc
- **2.** Memory load and store instructions
  - Iw and sw: Load/store word
  - Id and sd: Load/store doubleword
- **3.** Control transfer instructions (changing sequence of instruction execution)
  - Conditional branch: bne, beq
  - Unconditional jump: j (
  - Procedure call and return: jal and jr

#### **Components of a Computer**



#### **Arithmetic Operations (of the First Class Instrs)**

- Add and subtract, three operands
  - Two sources operands: provide input or source data
  - One destination operand: where result goes to.

#### add a, b, c //sum of b and c is placed in a

- All arithmetic operations have this form
  - Three operands, two sources and one destination
  - 3-operands instructions

- Design Principle 1: Simplicity favors regular
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lov



#### **Arithmetic Example**

• C code:

$$f = (g + h) - (i + j);$$

• Compiled RISC-V code:

add t0, g, h // temp t0 = g + h add t1, i, j // temp t1 = i + j sub f, t0, t1 // f = t0 - t1

- What are those symbols (t0, g, h, ...) and where are their values are stored?
  - Recall variables refers to memory locations
  - **Registers:** super-fast small memory/storage used inside a CPU chip

#### **Registers in CPU**

- Registers are super-fast small memory/storage used in CPU.
  - General-purpose registers, program counter, instruction register status register, floating-point register, etc
  - 32 GP Registers in RISC-V CPU, 32-bit or 64-bit size for each
- Data and instructions need to be loaded to memory and then register in order to be processed.



#### **Register Operands**

- Arithmetic instructions use register operands
  - add <dest>, <src1>, <src2>
- 64-bit RISC-V has 32 64-bit general purpose *registers* 
  - The storage for all GP registers is called a register file
    - It is storage, i.e. to store data
  - Use for frequently accessed data
  - Numbered x0 to x31
    - the "memory address" for register
  - 64-bit data is called a "doubleword"
  - 32-bit data called a "word"
- Design Principle 2: Smaller is faster
  - c.f. main memory: millions of locations

x0	/ zero
x1	
x2	
x3	
x4	
x5	
x6	
x7	
x8	
x9	
x10	
x11	
x12	
x13	
x14	
x15	
x16	
x17	
x18	
x19	
x20	
x21	
x22	
x23	
x24	
x25	
x26	
x27	
x28	
x29	
x30	
x31	

#### RISC-V 32 64-Bit Registers, x0 to x31

- Usage **convention** for most programs:
  - x0: the constant value 0
  - x1: return address of a function
  - x2: stack pointer of a functon
  - x3: global pointer
  - x4: thread pointer
  - x5 x7, x28 x31: temporaries
  - x8: frame pointer
  - x9, x18 x27: saved registers
  - x10 x11: function arguments/results
  - x12 x17: function arguments

x0 / zero
x1
x2
x3
x4
x5
x6
x7
x8
x9
x10
x11
x12
x13
x14
x15
x16
x17
x18
x19
x20
x21
x22
x23
x24
x25
x26
x27
x28
x29
x30
x31

#### **Register Operand Example**

• C code:

$$f = (g + h) - (i + j);$$

f, ..., j values are already loaded in x19, x20, ..., x23

- Compiled RISC-V code, all are register operands
  - Three operands: the first operand is destination, last two are source operands

add x5, x20, x21 // x5 = x20 + x21 add x6, x22, x23 // x6 = x22 + x23 sub x19, x5, x6 // x19 = x5 - x6

# Second Class Instr: Memory Access

- Main memory used for composite data
  - Arrays, structures, dynamic data
- To apply arithmetic operations
  - Load values from memory into registers |
  - Store result from register to memory
- Memory is byte addressed
  - Each address identifies an 8-bit byte
- RISC-V is Little Endian
  - Least-significant byte at least address of a word
  - c.f. Big Endian: Most-significant byte at least address





**Big Endian** 

#### Little Endian





#### **Memory Access Example**

• C code: double A[N]; //double size is 8 bytes A[12] = h + A[8];- h in x21, base address of A in x22. int a[6]; Declaration: 0x24 int a[6]; 0x20 0x10 element type 0x18 0x14 number of 0x10 name elements Compiled RISC-V code: 0x00 0x08 0x04 0x00 • a is the name of the array's base address Index 8 requires offset of 64 -0x0C&a[i]: (char\*)a + i \* sizeof(int) – A[8] right-val, A[12]: left-val ld x9, // load doubleword 64(x22) add x9, x21, x9

64(x22) and 96(x22) are **memory operands**, in contrast to register operands (x9)

sd x9,

// store doubleword

#### Load and Store Instructions

#### Format: ld rd, offset(rs1) Example: ld x9, 64(x22) // load doubleword to x9

- Id: load a doubleword from a memory location whose address is specified as rs1+offset (base+offset, x22+64) into register rd (x9)
  - Base should be stored in an register, offset MUST be a constant number
  - Address is specified similar to array element, e.g. A[8], for ld, the address is offset(base), e.g. 64(x22)
- Format: sd rs2, offset(rs1)

Example: sd x9, 96(x22) // store a doubleword

- sd: store a doubleword from register rs2 (x9 in the example) to a memory location whose address is specified as rs1+offset(base+offset, x22+96). Offset MUST be a constant number.
- Load and store are the ONLY two instructions that access memory
- lw: load a word from memory location to a register
- sw: store a word from a register to a memory location

#### More Load/Store Examples: Addressing Memory

- int A[100]; base address (A, or &A[0]) is in x23, int is 4 bytes
  Format: lw rd, offset(rs1)
  Example: lw x6, 16(x23) // load word from A[4] to x6
  Format: sw rs2, offset(rs1)
  Example: sw x7, 32(x23) // store a word from x7 to A[8]
- L/S A[0]: address can be specified as O(x23).
- A scalar variable (e.g. int f;) can be considered as one-element array (e.g. int f[1]) for load/store its value between mem and reg
  - L/S a variable's (e.g. int f) 32-bit value stored in a specific memory address which is stored in register x6 to register x8
    - lw x8, 0(x6) //offset is 0
    - sw x8, 0(x6)

#### A[8] = A[10], base is in x23, each element 4 bytes

- Lw x6, 40(x23)
- Sw x6, 32(x23)
- The context of the terms we use: **base and offset** 
  - For array/variable: **base**: &A[0], **offset**: bytes between A[0] and A[i];
  - For LW/SW: **base**: base register, **offset**: the constant in the instr
  - If you have address of A[4] in x9
    - LW x5, 0(x9): load A[4]
    - SW x5, 8(x9): store to A[6]
    - SW x5, -8(x9): store to A[2]
- Lab 02 helps you step-by-step for address

#### More Load/Store Examples: Addressing Memory B[i], i is NOT constant

int B[N], B2[N]; // int type, 4 byptes
B2[i] = B[i];

- Base address for B and B2 are in register x22 and x23. i is stored in register x5
  - We need load B[i] to a register, e.g. x9, and then store x9 to B[2]
  - Need to use the address for B[i] and B2[i] in load and store
    - base+offset: B+i\*4, and B2+i\*4
  - But i\*4 is not constant, cannot be the offset of load and store
  - Solution: Calculate the address of B[i] and B2[i] and store in registers as base for LW/SW, and then use 0 as offset in L/S

slliw x6, x5, 2	<pre>// x6 now store i*4, slliw is i&lt;&lt;2 (shift left logic)</pre>	
add x7, x22, x6	<pre>// x7 now stores address of B[i].</pre>	
lw x9, 0(x7)	// load a word from memory location (x7+0), which is B[i], int	: <b>O</b>
	// reg x9	
add x8, x23, x6	<pre>// x8 now stores the address of B2[i]</pre>	
sw x9, 0(x8)	<pre>// store a word from register x9 to memory location (x8+0)</pre>	
	// which is B2[i]	

#### **Registers vs. Memory**

- Registers are faster to access than memory
  - ~100x faster, ~10 more expensive, and takes more space
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only **spill** to memory for less frequently used variables
  - Register optimization is important!



#### **Constant or Immediate Operands**

- Constant data specified in an instruction addi x22, x22, 4
- No subtract immediate instruction
  - Just use a negative constant
     addi x2, x1, -1
- Design Principle 3: Make the common case fast
  - Small constants are common
  - Immediate operand avoids a load instruction

#### **The Constant Zero**

- RISC-V register x0 is the constant 0 always
  - Cannot be overwritten
- Useful for common operations
  - E.g., move between registers
    add x9, x5, x0
    addi x9, x5, 0

# **Two Classes of Instructions so Far**

- Arithmetic instructions
  - Three operands, could be either register or immediate (for source operands only)
    - add x10, x5, x6; sub x5, x4, x7
    - addi x10, x5, 10;
- Load and store (L/S) instructions: Load data from memory to register and store data from register to memory
  - Remember the way of specifying memory address (base+offset)
  - ld x9, 64(x22) // load doubleword sd x9, 96(x22) // store doubleword
- With these two classes instructions, you can implement the following high-level code, and different ways of combining them
  - -f = (g + h) (i + j);
  - A[12] = h + A[8];
  - For L/S: Left-value (of =) to Store, Right-value of (=) to Load

# **Psuedo-instructions Used in RARS**

- Are NOT machine instructions
- Are assembly instructions that help programmers
  - Translated to machine instructions by assembler
- For example
  - mv x6, x7 //move/copy value from x7 to x6
    - Machine instruction: add x6, x7, x0 //since x0 is always 0
    - Machine instruction: addi x6, x7, 0
  - li x8, 100 //set the value of a register to be an immediate (load immediate)
    - Machine instruction: addi x8, x0, 100
  - la x10, label //load address of label to register
    - Need two machine instructions
      - auipc x8, xxx
      - addi x0, x0, xxx

# **Clarifying the Terms**

- For ALU to access register
  - Fetch and set
- For move data between mem and register
  - Load and store
- For move data between storage and mem
  - Read and write

#### **Chapter 2: Instructions: Language of the Computer**

- Lecture
  - 2.1 Introduction
  - 2.2 Operations of the Computer Hardware
  - 2.3 Operands of the Computer Hardware

#### Lecture

- 2.4 Signed and Unsigned Numbers
- 2.5 Representing Instructions in the Computer
- Lecture
  - 2.6 Logical Operations
  - 2.7 Instructions for Making Decisions

- **Lecture** 
  - 2.8 Supporting Procedures in Computer Hardware
  - 2.9 Communicating with People
  - 2.10 RISC-V Addressing for Wide Immediate and Addresses
- Lecture
  - 2.11 Parallelism and Instructions: Synchronization
  - 2.12 Translating and Starting a Program
    - We covered before along with C Basics
  - 2.13 A C Sort Example to Put It All Together
  - 2.14 Arrays versus Pointers
    - We covered most before along with C Basics
  - 2.15 Advanced Material: Compiling C and Interpreting Java
  - 2.16 Real Stuff: MIPS Instructions
  - 2.17 Real Stuff: x86 Instructions
  - 2.18 Real Stuff: The rest of RISC-V
  - 2.19 Fallacies and Pitfalls
  - 2.20 Concluding Remarks
  - 2.21 Historical Perspective and Further Reading

# **Unsigned (Positive) Binary Integers**

• Given an n-bit number

$$\mathbf{x} = \mathbf{x}_{n-1}\mathbf{2}^{n-1} + \mathbf{x}_{n-2}\mathbf{2}^{n-2} + \dots + \mathbf{x}_1\mathbf{2}^1 + \mathbf{x}_0\mathbf{2}^0$$

■ Range: 0 to +2<sup>n</sup> – 1

- 3 digits for 000 to 111 (0 to 2<sup>3</sup>-1)
- 0000 0000 0000 0000 0000 0000 0000 1011<sub>2</sub> = 0 + ... +  $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ = 0 + ... + 8 + 0 + 2 + 1 =  $11_{10}$
- Using 32 bits
  - 0 to +4,294,967,295

#### Representing Signed (Positive and Negative) Numbers: Two's Complement

- The most significant bit indicates the sign (1 = negative, 0 = positive)
  - <mark>0</mark>111: +7<sub>10</sub>
  - 1010: -610
- Positive numbers: **Sign***Magnitude* 
  - **0**111: +7<sub>10</sub>
- Negative numbers: Special, NOT SignMagnitude format
  - 1010 is -6<sub>10</sub>, why it is "1 010"
  - 1110 is NOT -6<sub>10</sub> (110 is binary 6)
- Given a 2's-complement binary number, what is its decimal value:
  - Look at the most significant bit for the sign of the number:
    - 1 = negative, 0 = positive
  - Positive: most significant bit is 0, the absolute value is the value of the binary number
    - 0111 = +7<sub>10</sub>, 0 is sign (+), 111 is 7, so it is +7
  - Negative: most significant bit is 1, the absolute value is the inverted bits of the number + 1. inverting/flipping bit:  $0 \rightarrow 1, 1 \rightarrow 0$ 
    - $1010 = (-1) (0101 + 1) = (-1)(0110) = -6_{10} (inverting 1010 yields 0101)$
    - $1110 = (-1)(0001+1) = (-1)(0010) = -2_{10}$

# What is the decimal value of the two's complement number 1001<sub>2</sub>?

- 1001<sub>2</sub> is negative,
- For the absolute value: invert it, which is 0110, and then plus
   1:

0110

+ 1

 $0111_2 = 7_{10}$ , so  $1001_2 = -7_{10}$ 

 For computer, the value of a 2's complement number can be calculated using regular position binary form recognizing the sign bit

 $-1001 = (-1) * 2^3 + 0 + 0 + 1 * 2^0 = -7$ 

# **Representing using 2's-Complement Binary**

- Given a decimal number, what is its 2's-complement binary representation?
- Positive: its binary representation
  - 7<sub>10</sub> = 0111<sub>2</sub>, most significant big MUST be 0 to indicate it is positive
- Negative: invert bits of the binary representation of the absolute value of the number and add up 1
  - $-3 = xxxx_2$
  - Flip bits of 3<sub>10</sub> (0011<sub>2</sub>)

```
= 1100
```

```
+ 1
```

 $1101_2 = -3_{10}$ 

#### 2's-Complement Binary Representation of -6<sub>10</sub>

- 6<sub>10</sub> = 0110<sub>2</sub>, then invert +1
   1001
- + 1
- $1010_2 = -6_{10}$

# **Rang of Two's Complement Numbers**

- 4-digit 2's-complment numbers:
  - Most positive 4-bit number: 0111, 7
  - Most negative 4-bit number: 1000, -8
    - 1111 is -1

• Range of an *N*-bit two's comp number:

# 2's-Complement Signed Integers (32 bits)

• Given an n-bit number

$$\mathbf{x} = -\mathbf{x}_{n-1} \mathbf{2}^{n-1} + \mathbf{x}_{n-2} \mathbf{2}^{n-2} + \dots + \mathbf{x}_1 \mathbf{2}^1 + \mathbf{x}_0 \mathbf{2}^0$$

- Range: -2<sup>n-1</sup> to +2<sup>n-1</sup> 1
- Example

  - Or do invert+1: -(0011+1) = -(0100) = -4<sub>10</sub>
- For 32 bits
  - **-2,147,483,648** to + **2,147,483,647**

# **2s-Complement Signed Integers of 32 Bits**

- Bit 31 is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- Range: [-(2<sup>32</sup>-1), 2<sup>32-1</sup>-1]
- 2<sup>n-1</sup> can't be represented - 1000... is negative now

0111 1111 1111 1111 1111 1111 1111 1101<sub>two</sub> = 2,147,483,645<sub>ten</sub> 000 0000 0000 0000 0000 0000 0000 0010  $_{two} = -2,147,483,646_{ten}$ 

Non-negative numbers have the same unsigned and 2scomplement representation

$$\mathbf{x} = -\mathbf{x}_{n-1}\mathbf{2}^{n-1} + \mathbf{x}_{n-2}\mathbf{2}^{n-2} + \dots + \mathbf{x}_{1}\mathbf{2}^{1} + \mathbf{x}_{0}\mathbf{2}^{0}$$

- Some specific numbers
  - 0000 0000 ... 0000 0:
  - -1: 1111 1111 ... 1111
  - Most-negative: 1000 0000 ... 0000, which is -2,147,483,648
  - Most-positive:

0111 1111 ... 1111, which is **2,147,483,647** 

#### **Signed Negation**

- Complement and add 1
  - Complement means  $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \bar{x} = 1111...111_2 = -1$$
  
 $\bar{x} + 1 = -x$ 

- - +2 = 0000 0000 ... 0010<sub>2</sub>
  - $-2 = +2 + 1 = 0000 0000 \dots 0010_2 + 1$ = 1111 1111 \ldots 1101\_2 + 1 = 1111 1111 \ldots 1110\_2

#### Add Two 2's Complement Numbers: Just Bit-wise Addition

- Add 6 + (-6) using two's complement numbers
   0110
   + 1010
- Add -2 + 3 using two's complement numbers

#### Add Two 2's Complement Numbers:

Just Bit-wise Addition, no need to recognize positive/negative number, easier to

implement in hardware

• Add 6 + (-6) using two's complement numbers

111 0110 + 1010 10000

Add -2 + 3 using two's complement numbers

# **Sign Extension**

- Representing a number using more bits
  - E.g. char a = -5; int b = a;
    - A char variable takes 1 byte of memory, and an int variable takes 4 bytes.
    - How to fill in the bits of the 4 bytes of memory for an int variable with a 8-bit number?
  - Preserve the numeric value
- Replicate the sign bit to the left
  - c.f. unsigned values: extend with 0s
  - 1011 (-5 with 4 bits) -> 1111 1011 (-5 in 8 bits char)
- More examples: 8-bit to 16-bit
  - +2: 0000 0010 => 0000 0000 0000 0010
  - − −2: **1**111 1110 => **1111 1111 1**111 1110
- In RISC-V instruction set
  - addi: extend immediate value
  - **lb,lh,lw,ld**: extend loaded byte/halfword/word/doubleword
  - Ibu, Ihu, Iwu, Idu: zero extend loaded byte/halfword/word/doubleword
  - beq, bne: extend the displacement

#### **Three Classes of Instructions**

- **1.** Arithmetic-logic instructions
  - add, sub, addi, and, or, shift left | right, etc
- **2.** Memory load and store instructions
  - Iw and sw: Load/store word
  - Id and sd: Load/store doubleword
- Control transfer instructions (changing sequence of instruction execution)
  - Conditional branch: bne, beq
  - Unconditional jump: j (
  - Procedure call and return: jal and jr

# **Representing Instructions**

- Instructions are encoded in binary
  - Using binary numbers to represent operations, operands, and immediate
  - Called machine code
- RISC-V instructions
  - Each instruction is encoded as a 32-bit instruction word
  - Small number of formats encoding operation code (opcode), register numbers, ...
  - Regularity!
- Instructions use 32 registers:
  - We need 5 bit to identify 32 registers (0 to 31)
  - 00000 to 11111





swap:

#### Hexadecimal

- Base 16 format to easily show binary number
  - Compact representation of bit strings
  - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
  - 1110 1100 1010 1000 0110 0100 0010 0000

# **RISC-V R-Format Instructions**

- R-Format: Operands are all from **Registers**
- Arithmetic and logic instructions that use registers for ALL operands. Format: op rd, rs1, rs2.



- Instruction fields
  - opcode: operation code
  - rd: destination register number
  - funct3: 3-bit function code (additional opcode)
  - rs1: the first source register number
  - rs2: the second source register number
  - funct7: 7-bit function code (additional opcode)

#### **R-Format Encoding Example 1**

add x9,x20,x21 (add rd, rs1, rs2)						
funct7	rs2	rs1	funct3	rd	opcode	
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
	x21,	x20,		<b>x</b> 9	add	
0	21	20	0	9	51	
0000000	10101	10100	000	01001	0110011	

# 0000 0001 0101 1010 0000 0100 1011 0011<sub>two</sub> = $015A04B3_{16}$

5 bits for rd, rs1 and rs2 because we have 32 registers, thus only needs 5 bit to address a register

#### **R-Format Encoding Example 2**



Opcode (51), funct3 (0) and funct7(0) for each instruction are defined by the ISA standard. 45

#### **R-Format Instruction Encoding**

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

RV32I Base Instruction Set								
0000000	rs2	rs1	000	rd	0110011	ADD		
0100000	rs2	rs1	000	rd	0110011	SUB		
0000000	rs2	rs1	001	rd	0110011	SLL		
0000000	rs2	rs1	010	rd	0110011	SLT		
0000000	rs2	rs1	011	rd	0110011	SLTU		
0000000	rs2	rs1	100	rd	0110011	XOR		
0000000	rs2	rs1	101	rd	0110011	SRL		
0100000	rs2	rs1	101	rd	0110011	SRA		
0000000	rs2	rs1	110	rd	0110011	OR		
0000000	rs2	rs1	111	rd	0110011	AND		
	RV64I Base	Instruction	Set (in add	ition to RV32I				
0000000	rs2	rs1	000	rd	0111011	ADDW		
0100000	rs2	rs1	000	rd	0111011	SUBW		
0000000	rs2	rs1	001	rd	0111011	SLLW		
0000000	rs2	rs1	101	rd	0111011	SRLW		
0100000	rs2	rs1	101	rd	0111011	SRAW		
	RV32M	Standard	Extensio	n				
0000001	rs2	rs1	000	rd	0110011	MUL		
0000001	rs2	rs1	001	rd	0110011	MULH		
0000001	rs2	rs1	010	rd	0110011	MULHS		
0000001	rs2	rs1	011	rd	0110011	] MULHU		
0000001	rs2	rs1	100	rd	0110011	DIV		
0000001	rs2	rs1	101	rd	0110011	DIVU		
funct7	rs2	rs1	funct	3 <b>rd</b>	орс	ode		
7 bits	5 bits	5 bits	3 bits	5 bits	s 7 k	oits		

Logic instructions

46

# **RISC-V I-Format Instructions**

- I-Format: The second source operand is an Immediate, the first source operand is register, destination operand is register.
- Immediate arithmetic/logic, and load instructions (NOT store instruction)
  - addi x22, x22, 4; Format: addi rd, rs1, #immediate
  - ld x9, 64(x22); Format: ld|lw, rd, #immediate(rs1)
  - rs1: source or base address register number
  - immediate: constant operand, or offset added to base address
    - 2s-complement, sign extended

immediate	rs1	funct3	rd	opcode	
12 bits	5 bits	3 bits	5 bits	7 bits	

- NOT for store: because destination for store is the memory location (not a register), thus no rd for store.
- *Design Principle 3:* Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible

#### **I-Format Instruction Encoding**

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

Immediate a	rithmetio	c/logic	load instructions				
immedia	te	rs1	fur	nct3	rd	орсос	de
12 bits		5 bits	3 b	oits	5 bits	7 bits	
imm[11:	0]	rs1	0	00	rd	0000011	LB
imm[11:	0]	rs1	0	01	rd	0000011	LH
imm[11:	0]	rs1	0	10	rd	0000011	LW
imm[11:	0]	rs1	1	00	rd	0000011	LBU
imm[11:	0]	rs1	1	)1	rd	0000011	LHU
		1				0010011	
1mm[11:	0]	rsl	0	10	rd	0010011	
1mm[11:		rsi	0	10	rd	0010011	
1mm[11:	0]	rsl	0		rd	0010011	
1mm[11:		rsi		10	rd	0010011	XOR.
1mm[11:		rsi		10	rd	0010011	
1mm[11:		rsi	1		rd	0010011	
000000	shamt	rsi	0		rd	0010011	
000000	shamt	rsi			rd	0010011	SRLI
0100000	shamt	rsl			rd	0010011	SRAI
imm[11	.:0]	rs1		110	rd	0000011	LWU
imm[11	.:0]	rs1		011	rd	0000011	LD
imm[11	:0]	rs1		000	rd	0011011	ADD

# **Shift Operation Encoding**

- Use immediate operands, I-Format
  - Immediate: slli, sri, srai, etc

funct6	immed	rs1	funct3	rd	opcode	
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits	
0000000	shamt	rs1	001	rd	0010011	SLL!
000000	shamt	rs1	101	rd	0010011	SRL
0100000	shamt	rs1	101	rd	0010011	SRA

• If use registers for all operands, R-Format

<ul> <li>Sll, sri, sra</li> </ul>	funct7	rs2	r	s1	funct3		rd	op	ocode
	7 hita           0000000           0100000           0000000           0000000           0000000           0000000           0000000           0000000           0000000           0000000	rs2 rs2 rs2 rs2 rs2 rs2 rs2 rs2 rs2 rs2	<b>r</b> s1 rs1 rs1 rs1 rs1 rs1 rs1 rs1	bita 000 000 001 010 011 100	2 hita rd rd rd rd rd rd rd rd	5	bita 011001 011001 011001 011001 011001 011001		ADD SUB SLL SLT SLTU XOR
	0000000 0100000 0000000 0000000	rs2 rs2 rs2 rs2 rs2	rs1 rs1 rs1 rs1	101 101 110 111	rd rd rd rd		011001 011001 011001 011001	1 1 1 1	SRL SRA OR 1 <b>9</b> AND

# **RISC-V S-Format Instructions**

- S-Format: instructions that use two source register operands and NO destination operand register (rd), **only store instruction**
- Format: sd|sw, rs2, #immediate(rs1)

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- Different immediate format for store instructions
  - sd x9, 96(x22);
  - rs1: base address register number (x22)
  - rs2: source operand register number (x9), which provide the value to be stored to memory
  - immediate: offset added to base address
    - Split so that rs1 and rs2 fields always in the same place as for R- or I-Format

#### **S-Format Instruction Encoding**

http://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf#page=116

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcod	le
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
imm[11:5] imm[11:5] imm[11:5]	rs2 rs2 rs2	rs1 rs1 rs1	000 001 010	imm[4:0] imm[4:0] imm[4:0]	0100011 0100011 0100011	SB SH SW
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD

**Store instructions** 

#### **More Examples from Textbook 2.5**

Instruction	Format	funct7	rs2	rs1	funct3	rd	opcode
add (Add)	R	0000000	reg	reg	000	reg	0110011
sub (Sub)	R	0100000	reg	reg		reg	0110011
Instruction	Format	immediate		rs1	funct3	rd	opcode
addi (Add Immediate)	L	constant		reg	000	reg	0010011
<b>ld</b> (Load doubleword)	T	address		reg	011	reg	0000011
Instruction	Format	immed -iate	rs2	rs1	funct3	immed -iate	opcode
<pre>sd (Store doubleword)</pre>	S	address	reg	reg	011	address	0100011

#### **More Examples from Textbook 2.5**

<b>R-type Instructions</b>	funct7	rs2	rs1	funct3	rd	opcode	Example
add (Add)	0000000	00011	00010	000	00001	0110011	add x1,x2,x3
sub (Sub)	010000	00011	00010	000	00001	0110011	sub x1,x2,x3
I-type Instructions	imme	diate	rs1	funct3	rd	opcode	Example
<b>addi</b> (Add Immediate)	001111	101000	00010	000	00001	0010011	addi x1,x2, 1000
<b>ld</b> (Load doubleword)	001111	101000	00010	011	00001	0000011	ld x1,1000 (x2)
S-type Instructions	immed -iate	rs2	rs1	funct3	immed -iate	opcode	Example
<pre>sd (Store doubleword)</pre>	0011111	00001	00010	011	01000	0100011	sd x1,1000(x2)

# **Stored Program Computers**



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
  - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
  - Standardized ISAs