Lecture 23: Thread Level Parallelism
-- Introduction, SMP and Snooping Cache Coherence Protocol

CSE 564 Computer Architecture Summer 2017

Department of Computer Science and Engineering
Yonghong Yan
yan@oakland.edu
www.secs.oakland.edu/~yan
CSE 564 Class Contents

- Introduction to Computer Architecture (CA)
  - Chapter 1
- Quantitative Analysis, Trend and Performance of CA
  - Chapter 1
- Instruction Set Principles and Examples
  - Appendix A
- Pipelining and Implementation, RISC-V ISA and Implementation
  - Appendix C, RISC-V (riscv.org) and UCB RISC-V impl
- Memory System (Technology, Cache Organization and Optimization, Virtual Memory)
  - Appendix B and Chapter 2
    - Midterm covered till Memory Tech and Cache Organization
- Instruction Level Parallelism (Dynamic Scheduling, Branch Prediction, Hardware Speculation, Superscalar, VLIW and SMT)
  - Chapter 3
- Data Level Parallelism (Vector, SIMD, and GPU)
  - Chapter 4
- Thread Level Parallelism
  - Chapter 5
Topics for Thread Level Parallelism (TLP)

- Parallelism (centered around … )
  - Instruction Level Parallelism
  - Data Level Parallelism
  - Thread Level Parallelism

- TLP Introduction
  - 5.1

- SMP and Snooping Cache Coherence Protocol
  - 5.2

- Distributed Shared-Memory and Directory-Based Coherence
  - 5.4

- Synchronization Basics and Memory Consistency Model
  - 5.5, 5.6

- Others
Acknowledge and Copyright

- Slides adapted from
  - UC Berkeley course “Computer Science 252: Graduate Computer Architecture” of David E. Culler Copyright(C) 2005 UCB
  - UC Berkeley course Computer Science 252, Graduate Computer Architecture Spring 2012 of John Kubiatowicz Copyright(C) 2012 UCB
  - Computer Science 152: Computer Architecture and Engineering, Spring 2016 by Dr. George Michelogiannakis from UC Berkeley
  - Arvind (MIT), Krste Asanovic (MIT/UCB), Joel Emer (Intel/MIT), James Hoe (CMU), John Kubiatowicz (UCB), and David Patterson (UCB)
  - UH Edgar Gabrial, Computer Architecture Course: http://www2.cs.uh.edu/~gabriel/courses/cosc6385_s16/index.shtml

- https://passlab.github.io/CSE564/copyrightack.html
Moore’s Law

- Long-term trend on the density of transistor per integrated circuit
- Number of transistors/in² double every ~18-24 month
What do we do with that many transistors?

- Optimizing the execution of a single instruction stream through
  - Pipelining
    » Overlap the execution of multiple instructions
    » Example: all RISC architectures; Intel x86 underneath the hood
  - Out-of-order execution:
    » Allow instructions to overtake each other in accordance with code dependencies (RAW, WAW, WAR)
    » Example: all commercial processors (Intel, AMD, IBM, Oracle)
  - Branch prediction and speculative execution:
    » Reduce the number of stall cycles due to unresolved branches
    » Example: (nearly) all commercial processors
What do we do with that many transistors? (II)

- **Multi-issue processors:**
  » Allow multiple instructions to start execution per clock cycle
  » Superscalar (Intel x86, AMD, …) vs. VLIW architectures

- **VLIW/EPIC architectures:**
  » Allow compilers to indicate independent instructions per issue packet
  » Example: Intel Itanium

- **SIMD units:**
  » Allow for the efficient expression and execution of vector operations
  » Example: Vector, SSE - SSE4, AVX instructions

Everything we have learned so far
Limitations of optimizing a single instruction stream

- Problem: within a single instruction stream we do not find enough independent instructions to execute simultaneously due to
  - data dependencies
  - limitations of speculative execution across multiple branches
  - difficulties to detect memory dependencies among instruction (alias analysis)

- Consequence: significant number of functional units are idling at any given time

- Question: Can we maybe execute instructions from another instructions stream
  - Another thread?
  - Another process?
Thread-level parallelism

- Problems for executing instructions from multiple threads at the same time
  - The instructions in each thread might use the same register names
  - Each thread has its own program counter

- Virtual memory management allows for the execution of multiple threads and sharing of the main memory

- When to switch between different threads:
  - Fine grain multithreading: switches between every instruction
  - Course grain multithreading: switches only on costly stalls (e.g. level 2 cache misses)
Convert Thread-level parallelism to instruction-level parallelism

<table>
<thead>
<tr>
<th>Time (processor cycle)</th>
<th>Superscalar</th>
<th>Fine-Grained</th>
<th>Coarse-Grained</th>
<th>Simultaneous Multithreading</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thread 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thread 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thread 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thread 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thread 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Idle slot</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Superscalar**
- **Fine-Grained**
- **Coarse-Grained**
- **Simultaneous Multithreading**
ILP to Do TLP: e.g. Simultaneous Multi-Threading

- **Works well if**
  - Number of compute intensive threads does not exceed the number of threads supported in SMT
  - Threads have highly different characteristics (e.g. one thread doing mostly integer operations, another mainly doing floating point operations)

- **Does not work well if**
  - Threads try to utilize the same function units
    » e.g. a dual processor system, each processor supporting 2 threads simultaneously (OS thinks there are 4 processors)
    » 2 compute intensive application processes might end up on the same processor instead of different processors (OS does not see the difference between SMT and real processors!)
Power, Frequency and ILP

- Moore’s Law to processor speed (frequency)

CPU frequency increase was flattened around 2000-2005

Two main reasons:
1. Limited ILP and
2. Power consumption and heat dissipation

Note: Even Moore’s Law is ending around 2021:


History – Past (2000) and Today

The turning away from the conventional organization came in the middle 1960s, when the law of diminishing returns began to take effect in the effort to increase the operational speed of a computer. . . . Electronic circuits are ultimately limited in their speed of operation by the speed of light . . . and many of the circuits were already operating in the nanosecond range.

W. Jack Bouknight et al.
The Illiac IV System (1972)

We are dedicating all of our future product development to multicore designs. We believe this is a key inflection point for the industry.

Intel President Paul Otellini,
describing Intel’s future direction at the Intel Developer Forum in 2005
Flynn’s Taxonomy

https://en.wikipedia.org/wiki/Flynn%27s_taxonomy
Examples of MIMD Machines

- **Symmetric Shared-Memory Multiprocessor (SMP)**
  - Multiple processors in box with shared memory communication
  - Current Multicore chips like this
  - Every processor runs copy of OS

- **Distributed/Non-uniform Shared-Memory Multiprocessor**
  - Multiple processors
    » Each with local memory
    » general scalable network
  - Extremely light “OS” on node provides simple services
    » Scheduling/synchronization
  - Network-accessible host for I/O

- **Cluster**
  - Many independent machine connected with general network
  - Communication through messages
Symmetric (Shared-Memory) Multiprocessors (SMP)

- Small numbers of cores
  - Typically eight or fewer, and no more than 32 in most cases

- Share a single centralized memory that all processors have equal access to,
  - Hence the term symmetric.

- All existing multicores are SMPs.

- Also called uniform memory access (UMA) multiprocessors
  - all processors have a uniform latency
Distributed Shared-Memory Multiprocessor

- Large processor count
  - 64 to 1000s

- Distributed memory
  - Remote vs local memory
  - Long vs short latency
  - High vs low latency

- Interconnection network
  - Bandwidth, topology, etc

- Nonuniform memory access (NUMA)

- Each processor may have local I/O
Distributed Shared-Memory Multiprocessor (NUMA)

- Reduces the memory bottleneck compared to SMPs
- More difficult to program efficiently
  - E.g. first touch policy: data item will be located in the memory of the processor which uses a data item first
- To reduce effects of non-uniform memory access, caches are often used
  - ccNUMA: cache-coherent non-uniform memory access architectures
- Largest example as of today: SGI Origin with 512 processors
Shared-Memory Multiprocessor

- SMP and DSM are all shared memory multiprocessors
  - UMA or NUMA
- Multicore are SMP shared memory
- Most multi-CPU machines are DSM
  - NUMA

- Shared Address Space (Virtual Address Space)
  - Not always shared memory
Bus-Based Symmetric Shared Memory

- Still an important architecture – even on chip (until very recently)
  - Building blocks for larger systems; arriving to desktop
- Attractive as throughput servers and for parallel programs
  - Fine-grain resource sharing
  - Uniform access via loads/stores
  - Automatic data movement and coherent replication in caches
  - Cheap and powerful extension
- Normal uniprocessor mechanisms to access data
  - Key is extension of memory hierarchy to support multiple processors
Performance Metrics (I)

- Speedup: how much faster does a problem run on \( p \) processors compared to 1 processor?

\[
S(p) = \frac{T_{\text{total}}(1)}{T_{\text{total}}(p)}
\]

- Optimal: \( S(p) = p \) (linear speedup)

- Parallel Efficiency: Speedup normalized by the number of processors

\[
E(p) = \frac{S(p)}{p}
\]

- Optimal: \( E(p) = 1.0 \)
Amdahl’s Law (I)

- Most applications have a (small) sequential fraction, which limits the speedup

\[ T_{total} = T_{sequential} + T_{parallel} = fT_{Total} + (1 - f)T_{Total} \]

\( f \): fraction of the code which can only be executed sequentially

\[ S(p) = \frac{T_{total}(1)}{(f + \frac{1-f}{p})T_{total}(1)} = \frac{1}{f + \frac{1-f}{p}} \]

- Assumes the problem size is constant
  - In most applications, the sequential part is independent of the problem size
  - The part which can be executed in parallel depends.
Challenges of Parallel Processing

1. Limited parallelism available in programs
   - Amdahl’s Law

Example  Suppose you want to achieve a speedup of 80 with 100 processors. What fraction of the original computation can be sequential?

Answer  Recall from Chapter 1 that Amdahl’s law is

\[
80 = \frac{1}{\text{Fraction}_{\text{parallel}} + \frac{1}{100} (1 - \text{Fraction}_{\text{parallel}})}
\]

Simplifying this equation yields:

\[
0.8 \times \text{Fraction}_{\text{parallel}} + 80 \times (1 - \text{Fraction}_{\text{parallel}}) = 1 \\
80 - 79.2 \times \text{Fraction}_{\text{parallel}} = 1 \\
\text{Fraction}_{\text{parallel}} = \frac{80 - 1}{79.2} \\
\text{Fraction}_{\text{parallel}} = 0.9975
\]

0.25% can be sequential
Cache in Shared Memory System (UMA or NUMA)
Caches and Cache Coherence

- Caches play key role in all cases
  - Reduce average data access time
  - Reduce bandwidth demands placed on shared interconnect

- Private processor caches create a problem
  - Copies of a variable can be present in multiple caches
  - A write by one processor may not become visible to others

    » They’ll keep accessing stale value in their caches

⇒ Cache coherence problem

- What do we do about it?
  - Organize the mem hierarchy to make it go away
  - Detect and take actions to eliminate the problem
Example Cache Coherence Problem

```c
int count = 5;
int * u = &count;
...
a1 = *u;
b1 = *u
a2 = *u
a3 = *u;
* u = 7;
```

Things to note:

Processors see different values for u after event 3
With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value and when
Processes accessing main memory may see very stale value
Unacceptable to programs, and frequent!
Cache coherence (II)

- Typical solution:
  - Caches keep track on whether a data item is shared between multiple processes
  - Upon modification of a shared data item, ‘notification’ of other caches has to occur
  - Other caches will have to reload the shared data item on the next access into their cache

- Cache coherence is only an issue in case multiple tasks access the same item
  - Multiple threads
  - Multiple processes have a joint shared memory segment
  - Process is being migrated from one CPU to another
Cache Coherence Protocols

- **Snooping Protocols**
  - Send all requests for data to all processors, the address
  - Processors snoop a bus to see if they have a copy and respond accordingly
  - Requires broadcast, since caching information is at processors
  - Works well with bus (natural broadcast medium)
  - Dominates for centralized shared memory machines

- **Directory-Based Protocols**
  - Keep track of what is being shared in centralized location
  - Distributed memory => distributed directory for scalability (avoids bottlenecks)
  - Send point-to-point requests to processors via network
  - Scales better than Snooping
  - Commonly used for distributed shared memory machines
Snoopy Cache-Coherence Protocols

- Works because bus is a broadcast medium & Caches know what they have
- Cache Controller “snoops” all transactions on the shared bus
  - relevant transaction if for a block it contains
  - take action to ensure coherence
    » invalidate, update, or supply value
  - depends on state of the block and the protocol
Basic Snoopy Protocols

- **Write Invalidate Protocol:**
  - Multiple readers, single writer
  - Write to shared data: an invalidate is sent to all caches which snoop and invalidate any copies
  - Read Miss:
    » Write-through: memory is always up-to-date
    » Write-back: snoop in caches to find most recent copy

- **Write Update Protocol** (typically write through):
  - Write to shared data: broadcast on bus, processors snoop, and update any copies
  - Read miss: memory is always up-to-date

- **Write serialization**: bus serializes requests!
  - Bus is single point of arbitration
Write Invalidate Protocol

- Basic Bus-Based Protocol
  - Each processor has cache, state
  - All transactions over bus snooped
- Writes invalidate all other caches
  - can have multiple simultaneous readers of block, but write invalidates them
- Two states per block in each cache
  - as in uniprocessor
  - state of a block is a $p$-vector of states
  - Hardware state bits associated with blocks that are in the cache
  - other blocks can be seen as being in invalid (not-present) state in that cache
Example: Write Invalidate
Write-Update (Broadcast)

- Update all the cached copies of a data item when that item is written.
  - Even a processor may not need the updated copy in the future
- Consumes considerably more bandwidth
- Recent multiprocessors have opted to implement a write invalidate protocol

![Diagram showing the write-update protocol with processors P1, P2, and P3 connected to memory and I/O devices. The diagram illustrates the propagation of updates across the processors and memory.]
When data are coherent, the cache block is **shared**
- “Memory” could be the last level shared cache, e.g. shared L3

1. When there is a write by CPU 0, **Invalidate** the shared copies in the cache of other processors/cores
   - Copy in CPU 0’s cache is **exclusive/unshared**, 
   - CPU 0 is the **owner** of the block 
   - For write-through cache, data is also written to the memory
     » Memory has the latest 
   - For write-back cache: data in memory is **obsoleted**
   - For snooping protocol, invalidate signals are broadcasted by CPU 0
     » CPU 0 broadcasts; and CPU 1 snoops, compares and invalidates
CPU 0 owned the block (exclusive or unshared)

2. When there is a read/write by CPU 1 or others → Miss since already invalidated
   - For write-through cache: read from memory
   - For write-back cache: supply from CPU 0 and abort memory access
   - For snooping: CPU 1 broadcasts mem request because of a miss; CPU 0 snoops, compares and provides cache block (aborts the memory request)
Finite State Machine (FSM) for Implementation

- Mathematical model of computation used to design both computer programs and sequential logic circuits
  - Events trigger state change

- Snooping protocol FSM
  - Implemented as part of cache controller
    - Responds to requests from the processor in the core and from the bus (or other broadcast medium): Events
    - Changing the state of the selected cache block, as well as using the bus to access data or to invalidate it: Change state and action
An Example Snoopy Protocol

- Invalidation protocol, write-back cache
- Each block of memory is in one state:
  - Clean in all caches and up-to-date in memory (Shared)
  - OR Dirty in exactly one cache (Exclusive)
  - OR Not in any caches
- Each cache block is in one state (track these):
  - Shared: block can be read
  - OR Exclusive: cache has only copy, its writeable, and dirty
  - OR Invalid: block contains no data
- Read misses: cause all caches to snoop bus
- Writes to clean line are treated as misses
## State Table of Snoopy Protocol

<table>
<thead>
<tr>
<th>Request</th>
<th>Source</th>
<th>State of addressed cache block</th>
<th>Type of cache action</th>
<th>Function and explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read hit</td>
<td>Processor</td>
<td>Shared or modified</td>
<td>Normal hit</td>
<td>Read data in local cache.</td>
</tr>
<tr>
<td>Read miss</td>
<td>Processor</td>
<td>Invalid</td>
<td>Normal miss</td>
<td>Place read miss on bus.</td>
</tr>
<tr>
<td>Read miss</td>
<td>Processor</td>
<td>Shared</td>
<td>Replacement</td>
<td>Address conflict miss: place read miss on bus.</td>
</tr>
<tr>
<td>Read miss</td>
<td>Processor</td>
<td>Modified</td>
<td>Replacement</td>
<td>Address conflict miss: write-back block, then place read miss on bus.</td>
</tr>
<tr>
<td>Write hit</td>
<td>Processor</td>
<td>Modified</td>
<td>Normal hit</td>
<td>Write data in local cache.</td>
</tr>
<tr>
<td>Write hit</td>
<td>Processor</td>
<td>Shared</td>
<td>Coherence</td>
<td>Place invalidate on bus. These operations are often called upgrade or ownership misses, since they do not fetch the data but only change the state.</td>
</tr>
<tr>
<td>Write miss</td>
<td>Processor</td>
<td>Invalid</td>
<td>Normal miss</td>
<td>Place write miss on bus.</td>
</tr>
<tr>
<td>Write miss</td>
<td>Processor</td>
<td>Shared</td>
<td>Replacement</td>
<td>Address conflict miss: place write miss on bus.</td>
</tr>
<tr>
<td>Write miss</td>
<td>Processor</td>
<td>Modified</td>
<td>Replacement</td>
<td>Address conflict miss: write-back block, then place write miss on bus.</td>
</tr>
<tr>
<td>Read miss</td>
<td>Bus</td>
<td>Shared</td>
<td>No action</td>
<td>Allow shared cache or memory to service read miss.</td>
</tr>
<tr>
<td>Read miss</td>
<td>Bus</td>
<td>Modified</td>
<td>Coherence</td>
<td>Attempt to share data: place cache block on bus and change state to shared.</td>
</tr>
<tr>
<td>Invalidate</td>
<td>Bus</td>
<td>Shared</td>
<td>Coherence</td>
<td>Attempt to write shared block; invalidate the block.</td>
</tr>
<tr>
<td>Write miss</td>
<td>Bus</td>
<td>Shared</td>
<td>Coherence</td>
<td>Attempt to write shared block; invalidate the cache block.</td>
</tr>
<tr>
<td>Write miss</td>
<td>Bus</td>
<td>Modified</td>
<td>Coherence</td>
<td>Attempt to write block that is exclusive elsewhere; write-back the cache block and make its state invalid in the local cache.</td>
</tr>
</tbody>
</table>

*Figure 5.5: The cache coherence mechanism processes requests from both the core’s processor and the shared.*
Snoopy-Cache State Machine-I

- State machine for CPU requests for each cache block

Invalid

CPU Read
Place read miss on bus

CPU Write
Place Write Miss on bus

Shared (read/only)

CPU Read miss
Write back block, Place read miss on bus
CPU Write
Place invalidate on bus, CPU Write

CPU Read hit

CPU Write miss
Place Write Miss on Bus

CPU Read miss

CPU Write Miss
Write back cache block, Place write miss on bus

CPU read hit
CPU write hit
Snoopy-Cache State Machine-II

- **State machine for bus requests for each cache block**

  - **Invalid**
    - Write Back Block; (abort memory access)
    - Write miss for this block
  - **Exclusive (read/write)**
    - Write Back Block; (abort memory access)
    - Read miss for this block
  - **Shared (read/only)**
    - Write Back Block; (abort memory access)
    - Read miss
    - Invalidate for this block
  - **Write miss for this block**

Read miss
Snoopy-Cache State Machine-III

- State machine for **CPU** requests for each **cache block** and for **bus** requests for each **cache block**

Diagram:
- Invalid
  - Write miss for this block
  - Write Back Block; (abort memory access)
  - CPU Read
  - Place read miss on bus
  - CPU Write
  - Place Write Miss on bus
  - CPU read miss
  - Write back block, Place read miss on bus
- Exclusive (read/write)
  - CPU read hit
  - CPU write hit
  - CPU Read hit
  - CPU Read miss
  - Place read miss on bus
  - CPU Write
  - Place Write Miss on Bus
  - Read miss for this block
  - Write Back Block; (abort memory access)
  - CPU Write Miss
  - Write back cache block
  - Place write miss on bus
  - Shared (read/only)
    - Write miss for this block
    - Place read miss on bus
# Example

<table>
<thead>
<tr>
<th>Processor 1</th>
<th>Processor 2</th>
<th>Bus</th>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>State</strong></td>
<td><strong>State</strong></td>
<td><strong>Action</strong></td>
<td><strong>Proc.</strong></td>
</tr>
<tr>
<td><strong>Addr</strong></td>
<td><strong>Addr</strong></td>
<td><strong>Proc.</strong></td>
<td><strong>Addr</strong></td>
</tr>
<tr>
<td><strong>Value</strong></td>
<td><strong>Value</strong></td>
<td><strong>Proc.</strong></td>
<td><strong>Addr</strong></td>
</tr>
<tr>
<td><strong>P1</strong></td>
<td><strong>P2</strong></td>
<td><strong>Bus</strong></td>
<td><strong>Memory</strong></td>
</tr>
</tbody>
</table>

- P1: Write 10 to A1
- P1: Read A1
- P2: Read A1
- P2: Write 20 to A1
- P2: Write 40 to A2

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2
Example: Step 1

<table>
<thead>
<tr>
<th>step</th>
<th>P1</th>
<th>P2</th>
<th>Bus</th>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>State</td>
<td>Addr</td>
<td>Value</td>
<td>Action</td>
</tr>
<tr>
<td>P1: Write 10 to A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td>WrMs</td>
</tr>
<tr>
<td>P1: Read A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Read A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Write 20 to A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Write 40 to A2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2.

Active arrow =

[Diagram of cache states: Invalid, Shared, Exclusive, Remote Write, CPU Read hit, CPU Read Miss, Read miss on bus, Write miss on bus, Remote Read, Place Write, Miss on Bus, Write Back, CPU Write, CPU Write Miss, CPU read hit, CPU write hit]
Example: Step 2

<table>
<thead>
<tr>
<th>step</th>
<th>P1: Write 10 to A1</th>
<th>P2: Read A1</th>
<th>P2: Write 20 to A1</th>
<th>P2: Write 40 to A2</th>
</tr>
</thead>
</table>

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 ≠ A2.
**Example: Step 3**

<table>
<thead>
<tr>
<th>step</th>
<th>P1</th>
<th>P2</th>
<th>Bus</th>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>State</strong></td>
<td><strong>Addr</strong></td>
<td><strong>Value</strong></td>
<td><strong>Action</strong></td>
</tr>
<tr>
<td>P1: Write 10 to A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td>WrMs</td>
</tr>
<tr>
<td>P1: Read A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>P2: Read A1</td>
<td>Shar.</td>
<td>A1</td>
<td>10</td>
<td>RdMs</td>
</tr>
<tr>
<td></td>
<td>Shar.</td>
<td>A1</td>
<td>10</td>
<td>WrBk</td>
</tr>
<tr>
<td>P2: Write 20 to A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Write 40 to A2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Assumes initial cache state

is invalid and A1 and A2 map
to same cache block,

but A1 !\(\neq\) A2.
## Example: Step 4

<table>
<thead>
<tr>
<th></th>
<th>P1</th>
<th>P2</th>
<th>Bus</th>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>step</td>
<td>State</td>
<td>Addr</td>
<td>Value</td>
<td>State</td>
</tr>
<tr>
<td>P1: Write 10 to A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>P1: Read A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>P2: Read A1</td>
<td>Shar.</td>
<td>A1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>P2: Write 20 to A1</td>
<td>Inv.</td>
<td>A1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>P2: Write 40 to A2</td>
<td></td>
<td>A1</td>
<td>10</td>
<td></td>
</tr>
</tbody>
</table>

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2.
Example: Step 5

<table>
<thead>
<tr>
<th>step</th>
<th>P1 State</th>
<th>P1 Addr</th>
<th>P1 Value</th>
<th>P2 State</th>
<th>P2 Addr</th>
<th>P2 Value</th>
<th>Bus Action</th>
<th>Proc.</th>
<th>Addr</th>
<th>Value</th>
<th>Memory Addr</th>
<th>Memory Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1: Write 10 to A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1: Read A1</td>
<td>Excl.</td>
<td>A1</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Read A1</td>
<td>Shar.</td>
<td>A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Write 20 to A1</td>
<td>Inv.</td>
<td>A1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2: Write 40 to A2</td>
<td></td>
<td>A2</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Assumes initial cache state is invalid and A1 and A2 map to same cache block, but A1 != A2
### Snooping Cache Variations

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Exclusive</td>
<td>Owned Exclusive</td>
<td>Private Dirty</td>
<td>Modified (private, !=Memory)</td>
</tr>
<tr>
<td></td>
<td>Owned Shared</td>
<td>Private Clean</td>
<td>Exclusive (private, =Memory)</td>
</tr>
<tr>
<td>Shared</td>
<td>Shared</td>
<td>Shared</td>
<td>Shared (shared, =Memory)</td>
</tr>
<tr>
<td>Invalid</td>
<td>Invalid</td>
<td>Invalid</td>
<td>Invalid</td>
</tr>
</tbody>
</table>
Use snoopy mechanism to keep all processors’ view of memory coherent
Cache Line for Snooping

- Cache tags for implementing snooping
  - Compares the addresses on the bus with the tags of the cache line
- Valid bit for being invalidated
- State bit for shared/exclusive

- We will use write-back cache
  - Lower bandwidth requirement than write-through cache
  - Dirty bit for write-back
  - Write-buffer complicates things
Categories of cache misses

- **Compulsory Misses**: first access to a block cannot be in the cache (cold start misses)
- **Capacity Misses**: cache cannot contain all blocks required for the execution
- **Conflict Misses**: cache block has to be discarded because of block replacement strategy

In multi-processor systems:
- **Coherence Misses**: cache block has to be discarded because another processor modified the content
  - true sharing miss: another processor modified the content of the request element
  - false sharing miss: another processor invalidated the block, although the actual item of interest is unchanged.
False Sharing

- A cache line contains more than one word
- Cache-coherence is done at the line-level and not word-level
- Suppose M1 writes wordi and M2 writes wordk and – both words have the same line address.
- What can happen?
Example: True v. False Sharing v. Hit?

- Assume x1 and x2 in same cache line. P1 and P2 both read x1 and x2 before.

<table>
<thead>
<tr>
<th>Time</th>
<th>P1</th>
<th>P2</th>
<th>True, False, Hit? Why?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Write x1</td>
<td></td>
<td><strong>True miss; invalidate x1 in P2</strong></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>Read x2</td>
<td><strong>False miss; x1 irrelevant to P2</strong></td>
</tr>
<tr>
<td>3</td>
<td>Write x1</td>
<td></td>
<td><strong>False miss; x1 irrelevant to P2</strong></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>Write x2</td>
<td><strong>True miss; x2 not writeable</strong></td>
</tr>
<tr>
<td>5</td>
<td>Read x2</td>
<td></td>
<td><strong>True miss; invalidate x2 in P1</strong></td>
</tr>
</tbody>
</table>
Performance

- Coherence influences cache miss rate
  - Coherence misses
    - True sharing misses
      - Write to shared block (transmission of invalidation)
      - Read an invalidated block
    - False sharing misses
      - Read an unmodified word in an invalidated block
Performance Study: Commercial Workload
Performance Study: Commercial Workload

![Graph showing memory cycles per instruction for different cache sizes (1, 2, 4, 8 MB). The graph illustrates the breakdown of memory cycles into various components such as instruction, capacity/conflict, compulsory, false sharing, and true sharing.](image-url)
Performance Study: Commercial Workload
Performance Study: Commercial Workload

![Bar chart showing misses per 1000 instructions against block size (bytes). The chart legend indicates different types of misses: Instruction, Capacity/conflict, Compulsory, False sharing, True sharing. The blocks for each size show the distribution of these types of misses.]