#### Lecture 21: Data Level Parallelism -- SIMD ISA Extensions for Multimedia and Roofline Performance Model

**CSE 564 Computer Architecture Summer 2017** 

Department of Computer Science and Engineering Yonghong Yan yan@oakland.edu

www.secs.oakland.edu/~yan

# **Topics for Data Level Parallelism (DLP)**

- Parallelism (centered around ... )
  - Instruction Level Parallelism
  - Data Level Parallelism
  - Thread Level Parallelism
- DLP Introduction and Vector Architecture
  - -4.1, 4.2
- SIMD Instruction Set Extensions for Multimedia – 4.3
- Graphical Processing Units (GPU) – 4.4
- GPU and Loop-Level Parallelism and Others - 4.4, 4.5, 4.6, 4.7

#### **Finish in three sessions**

# Acknowledge and Copyright

#### Slides adapted from

- UC Berkeley course "Computer Science 252: Graduate Computer Architecture" of David E. Culler Copyright(C) 2005 UCB
- UC Berkeley course Computer Science 252, Graduate Computer Architecture Spring 2012 of John Kubiatowicz Copyright(C) 2012 UCB
- Computer Science 152: Computer Architecture and Engineering, Spring 2016 by Dr. George Michelogiannakis from UC Berkeley
- Arvind (MIT), Krste Asanovic (MIT/UCB), Joel Emer (Intel/MIT), James Hoe (CMU), John Kubiatowicz (UCB), and David Patterson (UCB)

https://passlab.github.io/CSE564/copyrightack.html

# REVIEW

# Flynn's Classification (1966)

Broad classification of parallel computing systems


- based upon the number of concurrent Instruction

(or control) streams and **Data** streams

Michael J. Flynn:


http://arith.stanford.edu/~flynn/

- SISD: Single Instruction, Single Data
  - conventional uniprocessor
- SIMD: Single Instruction, Multiple Data
  - one instruction stream, multiple data paths
  - distributed memory SIMD (MPP, DAP, CM-1&2, Maspar)
  - shared memory SIMD (STARAN, vector computers)
- MIMD: Multiple Instruction, Multiple Data
  - message passing machines (Transputers, nCube, CM-5)
  - non-cache-coherent shared memory machines (BBN Butterfly, T3D)
  - cache-coherent shared memory machines (Sequent, Sun Starfire, SGI Origin)
- MISD: Multiple Instruction, Single Data
  - Not a practical configuration



#### SIMD: Single Instruction, Multiple Data (Data Level Paralleism)

- SIMD architectures can exploit significant data-level parallelism for:
  - matrix-oriented scientific computing
  - media-oriented image and sound processors




- SIMD is more energy efficient than MIMD
  - Only needs to fetch one instruction per data operation processing multiple data elements
  - Makes SIMD attractive for personal mobile devices
- SIMD allows programmer to continue to think sequentially

#### **SIMD** Parallelism

- Vector architectures
- SIMD extensions
- Graphics Processor Units (GPUs)
- For x86 processors:
  - Expect two additional cores per chip per year (MIMD)
  - SIMD width to double every four years
  - Potential speedup from SIMD to be twice that from MIMD!

# **Vector Programming Model**



# **VMIPS Vector Instructions**

	Suffix	Instruction	Operands	Function
	– VV suffix	ADDVV.D ADDVS.D	V1,V2,V3 V1,V2,F0	Add elements of V2 and V3, then put each result in V1. Add F0 to each element of V2, then put each result in V1.
<ul><li>VS suffix</li><li>Load/Store</li></ul>		SUBVV.D SUBVS.D SUBSV.D	V1,V2,V3 V1,V2,F0 V1,F0,V2	Subtract elements of V3 from V2, then put each result in V1. Subtract F0 from elements of V2, then put each result in V1. Subtract elements of V2 from F0, then put each result in V1.
		MULVV.D MULVS.D	V1,V2,V3 V1,V2,F0	Multiply elements of V2 and V3, then put each result in V1. Multiply each element of V2 by F0, then put each result in V1.
	<ul><li>LV/SV</li><li>LVWS/SVWS</li></ul>	DIVVV.D DIVVS.D DIVSV.D	V1,V2,V3 V1,V2,F0 V1.F0.V2	Divide elements of V2 by V3, then put each result in V1. Divide elements of V2 by F0, then put each result in V1. Divide F0 by elements of V2, then put each result in V1.
		LV	V1,R1	Load vector register V1 from memory starting at address R1.
	Registers	SV	R1,V1	Store vector register V1 into memory starting at address R1.
	•	LVWS	V1,(R1,R2)	Load V1 from address at R1 with stride in R2 (i.e., R1 + $i \times R2$ ).
	– VLR (vector	SVWS	(R1,R2),V1	Store V1 to address at R1 with stride in R2 (i.e., $R1 + i \times R2$ ).
	length	LVI	V1,(R1+V2)	Load V1 with vector whose elements are at $R1 + V2(i)$ (i.e., V2 is an index).
	register)	SVI	(R1+V2),V1	Store V1 to vector whose elements are at R1 + V2(i) (i.e., V2 is an index).
	register	CVI	V1.R1	Create an index vector by storing the values $0, 1 \times R1, 2 \times R1, \ldots, 63 \times R1$ into V1.
	<ul> <li>VM (vector mask)</li> </ul>	SVV.D SVS.D	V1,V2 V1,F0	Compare the elements (EQ, NE, GT, LT, GE, LE) in V1 and V2. If condition is true, put a 1 in the corresponding bit vector; otherwise put 0. Put resulting bit vector in vector- mask register (VM). The instruction SVS.D performs the same compare but using a scalar value as one operand.
		РОР	R1,VM	Count the 1s in vector-mask register VM and store count in R1.
		CVM		Set the vector-mask register to all 1s.
		MTC1 MFC1	VLR,R1 R1,VLR	Move contents of R1 to vector-length register VL. Move the contents of vector-length register VL to R1.
		MVTM MVFM	VM,FO FO,VM	Move contents of F0 to vector-mask register VM. Move contents of vector-mask register VM to F0.

Figure 4.3 The VMIPS vector instructions, showing only the double-precision floating-point operations. I addition to the vector registers, there are two special registers, VLR and VM, discussed below. These special registers

AXPY (64 elements) (Y = a * X + Y) in MIPS and VMIPS							
for (i=0; i<64; i++)			The starting	ng addresses of X and Y			
Y[i] = a	* X[:	i] + Y[i];	]; are in Rx and Ry, respectively				
		L.D DADDIU	F0,a R4,Rx,#512	;load scalar a ;last address to load			
# instrs:	Loop:	L.D	F2,0(Rx)	;load X[i]			
	lls	MUL.D	F2,F2,F0	; $a \times X[i]$			
– 6 vs ~600		L.D	F4,0(Ry)	;load Y[i]			
<b>Pipeline stalls</b>		ADD.D	F4,F4,F2	;a × X[i] + Y[i]			
-		S.D	F4 <b>,9(</b> Ry)	;store into Y[i]			
<ul> <li>64x higher by MIPS</li> </ul>		DADDIU	Rx,Rx,#8	;increment index to X			
		DADDIU	Ry,Ry,#8	;increment index to Y			
Vector chainin	ng	DSUBU	R20,R4,Rx	;compute bound			
(forwarding)	-	BNEZ	R20,Loop	;check if done			
– V1, V2, V3 and		L.D	FO,a	;load scalar a			
– v i, vz, vs allu	v4	LV	V1,Rx	;load vector X			
		MULVS.D	V2,V1,F0	;vector-scalar multiply			
		LV	V3,Ry	;load vector Y			
		ADDVV.D	V4,V2,V3	;add			
		SV	V4,Ry	;store the result			

# **History: Supercomputers**

- Definition of a supercomputer:
  - Fastest machine in world at given task
  - A device to turn a compute-bound problem into an I/O bound problem
  - Any machine costing \$30M+
  - Any machine designed by Seymour Cray (originally)
- CDC6600 (Cray, 1964) regarded as first supercomputer
  - A vector machine
- In 70s-80s, Supercomputer = Vector Machine
- <u>www.cray.com</u>: The Supercomputer Company

#### The Father of Supercomputing



#### Seymour Cray

Electrical engineer


Seymour Roger Cray was an American electrical engineer and supercomputer architect who designed a series of computers that were the fastest in the world for decades, and founded Cray Research which built many of these machines. Wikipedia

Born: September 28, 1925, Chippewa Falls, WI
Died: October 5, 1996, Colorado Springs, CO
Awards: Eckert–Mauchly Award
Parents: Seymour R. Cray, Lillian Cray
Education: University of Minnesota, Chippewa Falls High School
Fields: Applied mathematics, Computer Science, Electrical engineering

#### https://en.wikipedia.org/wiki/Seymour\_Cray

#### http://www.cray.com/company/history/seymour-cray


#### Vector Instruction Execution with Pipelined Functional Units



# **Vector Length Register**

- Vector length not known at compile time?
- Use Vector Length Register (VLR)
- Use strip mining for vectors over the maximum length (serialized version before vectorization by compiler)

```
low = 0;
VL = (n % MVL); /*find odd-size piece using modulo op % */
for (j = 0; j <= (n/MVL); j=j+1) { /*outer loop*/
  for (i = low; i < (low+VL); i=i+1) /*runs for length VL*/
      Y[i] = a * X[i] + Y[i] ; /*main operation*/
      low = low + VL; /*start of next vector*/
      VL = MVL; /*reset the length to maximum vector length*/
}
```



#### **Vector Mask Registers**

```
for (i = 0; i < 64; i=i+1)
if (X[i] != 0)
X[i] = X[i] - Y[i];
```

Use vector mask register to "disable" elements (1 bit per element):

LV	V1,Rx	;load vector X into V1
LV	V2,Ry	;load vector Y
L.D	F0,#0	;load FP zero into F0
SNEVS.D	V1,F0	;sets VM(i) to 1 if V1(i)!=F0
SUBVV.D	V1,V1,V2	;subtract under vector mask
SV	Rx,V1	;store the result in X

- GFLOPS rate decreases!
  - Vector operation becomes bubble ("NOP") at elements where mask bit is clear

#### Stride

- Must vectorize multiplication of rows of B with columns of D
  - Row-major: B: 1 double (8 bytes), and D: 100 doubles (800 bytes)
- Use non-unit stride
  - LDWS R3, (R1, R2) where R2 = 800
- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:
  - #banks / LCM(stride, #banks) < bank busy time</p>

#### **Scatter-Gather**

#### • Sparse matrix:

- Non-zero values are compacted to a smaller value array (A[])
- indirect array indexing, i.e. use an array to store the index to value array (K[])

```
for (i = 0; i < n; i=i+1)
A[K[i]] = A[K[i]] + C[M[i]];
```

• Use index vector:

LV	Vk, Rk
LVI	Va, (Ra+Vk)
LV	Vm, Rm
LVI	Vc, (Rc+Vm)
ADDVV.D	Va, Va, Vc
SVI	(Ra+Vk), Va

(1.0)	0	5.0	0	0	0	0	0
0	3.0	0	0	0	0	11.0	0
0	0	0	0	9.0	0	0	0
0	0	6.0	0	0	0	0	0
0	0	0	7.0	0	0	0	0
2.0	0	0	0	0	10.0	0	0
0	0	0	8.0	0	0	0	0
0	4.0	0	0	0	0	0	12.0/


;load K ;load A[K[]] ;load M ;load C[M[]] ;add them ;store A[K[]]

# SIMD INSTRUCTION SET EXTENSION FOR MULTIMEDIA

## What is Multimedia

 Multimedia is a combination of text, graphic, sound, animation, and video that is delivered interactively to the user by electronic or digitally manipulated means.


Medium	Elements	Time-dependence
Text	Printable characters	No
Graphic	Vectors, regions	No
Image	Pixels	No
Audio	Sound, Volume	Yes
Video	Raster images, graphics	Yes




#### Videos contains frame (images) >

#### **Image Format and Processing**

- Pixels
  - Images are matrix of pixels




- Binary images
  - Each pixel is either 0 or 1




#### **Image Format and Processing**

#### Pixels

Images are matrix of pixels




- Grayscale images
  - Each pixel value normally range from 0 (black) to 255 (white)
  - 8 bits per pixel




# **Image Format and Processing**

- Pixels
  - Images are matrix of pixels
- Color images




 Each pixel has three/four values (4 bits or 8 bits each) each representing a color scale



#### **Image Processing**


- Mathematical operations by using any form of signal processing
  - Changing pixel values by matrix operations




The above is repeated for every pixel in the original image to generate the smoothed image

#### Image Processing: The major of the filter matrix

- http://lodev.org/cgtutor/filtering.html
- <u>https://en.wikipedia.org/wiki/</u> Kernel\_(image\_processing)



The above is repeated for every pixel in the original image to generate the smoothed image



#### Image Data Format and Processing for SIMD Architecture

- Data element
  - -4, 8, 16 bits (small)
- Same operations applied to every element (pixel)
  - Perfect for data-level parallelism


# Can fit multiple pixels in a regular scalar register

-E.g. for 8 bit pixel, a 64-bit register can take 8 of them


#### Multimedia Extensions (aka SIMD extensions) to Scalar ISA

64b								
	32	2b		32b				
10	16b 16b			16b 16b			5b	
8b	8b	8b	8b	8b	8b	8b	8b	

- Very short vectors added to existing ISAs for microprocessors
- Use existing 64-bit registers split into 2x32b or 4x16b or 8x8b
  - Lincoln Labs TX-2 from 1957 had 36b datapath split into 2x18b or 4x9b
  - Newer designs have wider registers
    - » 128b for PowerPC Altivec, Intel SSE2/3/4
    - » 256b for Intel AVX
- Single instruction operates on all elements within register



# A Scalar FU to A Multi-Lane SIMD Unit




Instruction category	Operands			
Unsigned add/subtract	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit			
Maximum/minimum	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit			
Average	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit			
Shift right/left	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit			
Floating point	Sixteen 16-bit, eight 32-bit, four 64-bit, or two 128-bit			

**Figure 4.8 Summary of typical SIMD multimedia support for 256-bit-wide opera-tions.** Note that the IEEE 754-2008 floating-point standard added half-precision (16-bit) and quad-precision (128-bit) floating-point operations.

#### **MMX SIMD Extensions to X86**

- MMX instructions added in 1996
  - Repurposed the 64-bit floating-point registers to perform 8 8bit operations or 4 16-bit operations simultaneously.
  - MMX reused the floating-point data transfer instructions to access memory.
  - Parallel MAX and MIN operations, a wide variety of masking and conditional instructions, DSP operations, etc.
- Claim: overall speedup 1.5 to 2X for 2D/3D graphics, audio, video, speech, comm., ...

- use in drivers or added to library routines; no compiler



#### **MMX Instructions**

- Move 32b, 64b
- Add, Subtract in parallel: 8 8b, 4 16b, 2 32b

– opt. signed/unsigned saturate (set to max) if overflow

- Shifts (sll,srl, sra), And, And Not, Or, Xor in parallel: 8 8b, 4 16b, 2 32b
- Multiply, Multiply-Add in parallel: 4 16b
- Compare = , > in parallel: 8 8b, 4 16b, 2 32b
  - sets field to 0s (false) or 1s (true); removes branches
- Pack/Unpack
  - Convert 32b<-> 16b, 16b <-> 8b
  - Pack saturates (set to max) if number is too large

# **SSE/SSE2/SSE3 SIMD Extensions to X86**

- Streaming SIMD Extensions (SSE) successor in 1999
  - Added separate 128-bit registers that were 128 bits wide
    - » 16 8-bit operations, 8 16-bit operations, or 4 32-bit operations.
    - » Also perform parallel single-precision FP arithmetic.
  - Separate data transfer instructions.
  - double-precision SIMD floating-point data types via SSE2 in 2001, SSE3 in 2004, and SSE4 in 2007.
    - » increased the peak FP performance of the x86 computers.
  - Each generation also added ad hoc instructions to accelerate specific multimedia functions.

#### **AVX SIMD Extensions for X86**

- Advanced Vector Extensions (AVX), added in 2010
- Doubles the width of the registers to 256 bits
  - double the number of operations on all narrower data types.
     Figure 4.9 shows AVX instructions useful for doubleprecision floating-point computations.
- AVX includes preparations to extend to 512 or 1024 bits bits in future generations of the architecture.

AVX Instruction	Description
VADDPD	Add four packed double-precision operands
VSUBPD	Subtract four packed double-precision operands
VMULPD	Multiply four packed double-precision operands
VDIVPD	Divide four packed double-precision operands
VFMADDPD	Multiply and add four packed double-precision operands
VFMSUBPD	Multiply and subtract four packed double-precision operands
VCMPxx	Compare four packed double-precision operands for EQ, NEQ, LT, LE, GT, GE,
VMOVAPD	Move aligned four packed double-precision operands
VBROADCASTSD	Broadcast one double-precision operand to four locations in a 256-bit register

AXPY	Loop:	L.D DADDIU L.D	F0,a R4,Rx,#512 F2,0(Rx)	;load X[i]	
<pre>for (i=0; i&lt;64; i++) Y[i] = a* X[i] + Y[i]; 256-bit SIMD exts</pre>		L.D LV MULVS LV ADDVV SV	V3,Ry	,F0 ,V3	<pre>;a × X[i] ;load scalar a ;load vector X ;vector-scalar multiply ;load vector Y ;add ;store the result</pre>
<ul> <li>MIPS: 578 insts</li> <li>SIMD MIPS: 149 <ul> <li>4× reduction</li> </ul> </li> <li>VMIPS: 6 instrs <ul> <li>100× reduction</li> </ul> </li> </ul>	Loop:	L.D MOV MOV DADDIU L.4D MUL.4D L.4D ADD.4D S.4D DADDIU DADDIU DADDIU DSUBU BNEZ	F0,a F1, F0 F2, F0 F3, F0 R4,Rx,#512 F4,0(Rx) F4,F4,F0 F8,0(Ry) F8,F8,F4 F8,0(Rx) Rx,Rx,#32 Ry,Ry,#32 R20,R4,Rx R20,Loop	<pre>;copy a in ;copy a in ;last addr ;load X[i] ;a×X[i],a× ;load Y[i] ;a×X[i]+Y[ ;store into ;increment</pre>	to F1 for SIMD MUL to F2 for SIMD MUL to F3 for SIMD MUL ess to load , X[i+1], X[i+2], X[i+3] X[i+1], a×X[i+2], a×X[i+3] , Y[i+1], Y[i+2], Y[i+3] i],, a×X[i+3]+Y[i+3] i],, a×X[i+3]+Y[i+3] i], Y[i+1], Y[i+2], Y[i+3] index to X index to Y ound

#### **Multimedia Extensions versus Vectors**

#### Limited instruction set:

- no vector length control
- no strided load/store or scatter/gather
- unit-stride loads must be aligned to 64/128-bit boundary
- Limited vector register length:
  - requires superscalar dispatch to keep multiply/add/load units busy
  - loop unrolling to hide latencies increases register pressure
- Trend towards fuller vector support in microprocessors
  - Better support for misaligned memory accesses
  - Support of double-precision (64-bit floating-point)
  - New Intel AVX spec (announced April 2008), 256b vector registers (expandable up to 1024b)

#### **Programming Multimedia SIMD Architectures**

- The easiest way to use these instructions has been through libraries or by writing in assembly language.
  - The ad hoc nature of the SIMD multimedia extensions,
- Recent extensions have become more regular
  - Compilers are starting to produce SIMD instructions automatically.
    - » Addvanced compilers today can generate SIMD FP instructions to deliver much higher performance for scientific codes.
    - » Memory alignment is still an important factor for performance


# Why are Multimedia SIMD Extensions so popular

- Cost little to add to the standard arithmetic unit and they were easy to implement.
- Require little extra state compared to vector architectures, which is always a concern for context switch times.
- Does not requires a lot of memory bandwidth to support as what a vector architecture requires.
- Others regarding to the virtual memory and cache that make SIMD extensions less challenging than vector architecture.

#### The state of the art is that we are putting a full or advanced vector capability to multi/manycore CPUs, and Manycore GPUs

#### State of the Art: Intel Xeon Phi Manycore Vector Capability

- Intel Xeon Phi Knight Corner, 2012, ~60 cores, 4-way SMT
- Intel Xeon Phi Knight Landing, 2016, ~60 cores, 4-way SMT and HBM
  - http://www.hotchips.org/wp-content/uploads/hc\_archives/hc27/HC27.25-Tuesday-Epub/HC27.25.70-Processors-Epub/HC27.25.710-Knights-Landing-Sodani-Intel.pdf



#### State of the Art: ARM Scalable Vector Extensions (SVE)

- Announced in August 2016
  - <u>https://community.arm.com/groups/processors/blog/</u> 2016/08/22/technology-update-the-scalable-vector-extensionsve-for-the-armv8-a-architecture</u>
  - <u>http://www.hotchips.org/wp-content/uploads/hc\_archives/</u>
     <u>hc28/HC28.22-Monday-Epub/HC28.22.10-GPU-HPC-Epub/</u>
     <u>HC28.22.131-ARMv8-vector-Stephens-Yoshida-ARM-v8-23\_51-</u>
     <u>v11.pdf</u>
- Beyond vector architecture we learned
  - Vector loop, predict and speculation
  - Vector Length Agnostic (VLA) programming
  - Check the slide

#### **The Roofline Visual Performance Model**

Self-study: two pages of text

– You need it for some question in assignment 4

- More materials:
  - Slides:

https://crd.lbl.gov/assets/pubs\_presos/parlab08-rooflinetalk.pdf

- Paper:

https://people.eecs.berkeley.edu/~waterman/papers/ roofline.pdf

- Website:

https://crd.lbl.gov/departments/computer-science/PAR/ research/roofline/