Lecture 09: RISC-V Pipeline Implementation

CSE 564 Computer Architecture Summer 2017

Department of Computer Science and Engineering Yonghong Yan <u>yan@oakland.edu</u> www.secs.oakland.edu/~yan

Acknowledgement

 Slides adapted from Computer Science 152: Computer Architecture and Engineering, Spring 2016 by Dr. George Michelogiannakis from UC Berkeley

Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- Three groups of instructions
 - Memory reference: lw, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: jal, jalr, b*
- CPI
 - Single-cycle, CPI = 1
 - 5 stage unpipelined, CPI = 5
 - 5 stage pipelined, CPI = 1

 $CPU \text{ Time} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Cycles}}{\text{Instruction}} * \frac{\text{Time}}{\text{Cycle}}$

An Ideal Pipeline



- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

These conditions generally hold for industrial assembly lines, but instructions depend on each other!

Review: Unpipelined Datapath for RISC-V



Review: Hardwired Control Table

Opcode	ImmSel	Op2Sel	FuncSel	MemWr	RFWen	WBSel	WASel	PCSel
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	IType ₁₂	Imm	Ор	no	yes	ALU	rd	pc+4
LW	IType ₁₂	Imm	+	no	yes	Mem	rd	pc+4
SW	BsType ₁₂	Imm	+	yes	no	*	*	pc+4
BEQ _{true}	BrType ₁₂	*	*	no	no	*	*	br
BEQ _{false}	BrType ₁₂	*	*	no	no	*	*	pc+4
JAL	*	*	*		yes	РС	rd	jabs
JALR	*	*	*	mo	yes	PC	rd	rind

Op2Sel= Reg / Imm WBSel = ALU / Mem / PC PCSel = pc+4 / br / rind / jabs

Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

 $t_{C} > max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} (= t_{DM} probably)$

However, CPI will increase unless instructions are pipelined

Technology Assumptions

- A small amount of very fast memory (caches) backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)

Thus, the following timing assumption is reasonable

$$t_{IM} \sim = t_{RF} \sim = t_{ALU} \sim = t_{DM} \sim = t_{RW}$$

A 5-stage pipeline will be focus of our detailed design - some commercial designs have over 30 pipeline stages to do an integer add!

5-Stage Pipelined Execution



5-Stage Pipelined Execution

Resource Usage Diagram



10

Pipelined Execution:

ALU Instructions



Not quite correct! We need an Instruction Reg (IR) for each stage

Pipelined RISC-V Datapath

without jumps



Instructions interact with each other in pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline → structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data value
 - → data hazard
 - Dependence may be for the next instruction's address
 → control hazard (branches, exceptions)

Resolving Structural Hazards

- Structural hazard occurs when two instructions need same hardware resource at same time
 - Can resolve in hardware by stalling newer instruction till older instruction finished with resource
- A structural hazard can always be avoided by adding more hardware to design
 - E.g., if two instructions both need a port to memory at same time, could avoid hazard by adding second port to memory
- Our 5-stage pipeline has no structural hazards by design
 - Thanks to RISC-V ISA, which was designed for pipelining

Data Hazards



•••

. . .

 $\begin{array}{l} x1 \leftarrow x0 + 10 \\ x4 \leftarrow x1 + 17 \end{array}$

x1 is stale. Oops!

How Would You Resolve This?

- Three options
 - Wait (stall)
 - Bypass: ask them for what you need before his/her final deliverable
 - Speculate on values to read

Strategy 1:

Wait for the result to be available by freezing earlier pipeline stages → interlocks

Interlocks to resolve Data Hazards



. . .

Stalled Stages and Pipeline Bubbles



Resource Usage

 \rightarrow pipeline bubble

Interlock Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted* instructions.

we: write enable, 1-bit on/off ws: write select, 5-bit register number re: read enable, 1-bit on/off

Interlock Control Logic

ignoring jumps & branches



Should we always stall if an rs field matches some rd? not every instruction writes a register => we not every instruction reads a register => re

In RISC-V Sodor Implementation

Inc. [US]	https://github.com/ucb-bar/riscv-sodor/blob/master/src/rv32_5stage/cpath.scala#L237
0.00	
230	{
231	// stall for all hazards
232	stall := ((exe_reg_wbaddr === dec_rs1_addr) && (dec_rs1_addr != UInt(0)) && exe_reg_ctrl_rf_wen && dec_rs1_oen)
233	((mem_reg_wbaddr === dec_rs1_addr) && (dec_rs1_addr != UInt(0)) && mem_reg_ctrl_rf_wen && dec_rs1_oen)
234	((wb_reg_wbaddr === dec_rs1_addr) && (dec_rs1_addr != UInt(0)) && wb_reg_ctrl_rf_wen && dec_rs1_oen)
235	((exe_reg_wbaddr === dec_rs2_addr) && (dec_rs2_addr != UInt(0)) && exe_reg_ctrl_rf_wen && dec_rs2_oen)
236	((mem_reg_wbaddr === dec_rs2_addr) && (dec_rs2_addr != UInt(0)) && mem_reg_ctrl_rf_wen && dec_rs2_oen)
237	((wb_reg_wbaddr === dec_rs2_addr) && (dec_rs2_addr != UInt(0)) && wb_reg_ctrl_rf_wen && dec_rs2_oen)
238	((exe_inst_is_load) && (exe_reg_wbaddr === dec_rs1_addr) && (exe_reg_wbaddr != UInt(0)) && dec_rs1_oen)
239	((exe_inst_is_load) && (exe_reg_wbaddr === dec_rs2_addr) && (exe_reg_wbaddr != UInt(0)) && dec_rs2_oen)
240	((exe_reg_is_csr))
241	}

Source & Destination Registers

	func7	rs2	rs1	func3	rd	opcode		ALU
	immediate12		rs1	rs1 func3 rc		opcode	ŀ	ALUI/LW/JALR
	imm rs2 rs1 func		func3	imm	opcode	SW/Bcond		
[Jun	np Offse	et[19:	0]	rd	opcode		
						SO	urce(s)	destination
ALU rd <= rs1 func10 rs2					I	rs1, rs2	rd	
ALUI rd <= rs1 op imm						rs1	rd	
LW	rd <= M [rs1 + imm]						rs1	rd
SW	M [rs1 + imm] <= rs2						rs1, rs2	-
Bcond rs1,rs2					rs1, rs2	-		
	<i>true:</i> PC <= PC + imm							
	fals	e: PC	<= P0	C + 4				
JAL	AL $x1 \le PC, PC \le PC + imm$						-	rd
JAL	LR rd <= PC, PC <= rs1 + imm						rs1	rd

Deriving the Stall Signal





$$\begin{array}{ll} C_{stall} & stall = ((rs1_{D} == ws_{E}) \&\& we_{E} + \\ & (rs1_{D} == ws_{M}) \&\& we_{M} + \\ & \frac{(rs1_{D} == ws_{W}) \&\& we_{M}}{(rs2_{D} == ws_{E}) \&\& we_{E} + \\ & (rs2_{D} == ws_{M}) \&\& we_{M} + \\ & \frac{(rs2_{D} == ws_{W}) \&\& we_{W}}{(rs2_{D} == ws_{W}) \&\& we_{W}}) \&\& re2_{D} \end{array}$$

Hazards due to Loads & Stores



. . .

Load & Store Hazards



However, the hazard is avoided because our memory system completes writes in one cycle !

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

More on this later in the course.

Strategy 2:

Route data as soon as possible after it is calculated to the earlier pipeline stage $\rightarrow bypass$

Bypassing



Each *stall or kill* introduces a bubble in the pipeline => CPI > 1

A new datapath, i.e., *a bypass*, can get the data from the output of the ALU to its input

Hardware Support for Forwarding



Detecting RAW Hazards

- Pass register numbers along pipeline
 - ID/EX.RegisterRs = register number for Rs in ID/EX
 - ID/EX.RegisterRt = register number for Rt in ID/EX
 - ID/EX.RegisterRd = register number for Rd in ID/EX
- Current instruction being executed in ID/EX register
- Previous instruction is in the EX/MEM register
- Second previous is in the MEM/WB register
- RAW Data hazards when

 Ia. EX/MEM.RegisterRd = ID/EX.RegisterRs
 Ib. EX/MEM.RegisterRd = ID/EX.RegisterRt
 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt



Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
 EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not R0
 - EX/MEM.RegisterRd \neq 0
 - MEM/WB.RegisterRd \neq 0

Forwarding Conditions

- Detecting RAW hazard with Previous Instruction
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01 (Forward from EX/MEM pipe stage)
 - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01 (Forward from EX/MEM pipe stage)
- Detecting RAW hazard with Second Previous
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10 (Forward from MEM/WB pipe stage)
 - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10 (Forward from MEM/WB pipe stage)

Adding a Bypass



The Bypass Signal

Deriving it from the Stall Signal

stall = (($(rs1_D = ws_E) \& we_E + (rs1_D = ws_M) \& we_M + (rs1_D = ws_W) \& we_W$) & re1_D +(($rs2_D = ws_E$) & we_E + ($rs2_D = ws_M$) & we_M + ($rs2_D = ws_W$) & re2_D)



we = *Case* opcode ALU, ALUi, LW,, JAL JALR => on ... => off

 $ASrc = (rs1_{D} = ws_{E}) \&\& we_{E} \&\& re1_{D}$

Is this correct?

No because only ALU and ALUi instructions can benefit from this bypass

Split we_E into two components: we-bypass, we-stall

Bypass and Stall Signals



 $ASrc = (rs1_D == ws_E) \&\& we-bypass_E \&\& re1_D$

stall = $((rs1_D == ws_E) \&\& we-stall_E + (rs1_D == ws_M) \&\& we_M + (rs1_D == ws_W) \&\& we_W) \&\& re1_D + ((rs2_D == ws_E) \&\& we_E + (rs2_D == ws_M) \&\& we_M + (rs2_D == ws_W) \&\& we_W) \&\& re2_D$

Fully Bypassed Datapath


Control Hazards

What do we need to calculate next PC?

- For Jumps
 - Opcode, PC and offset
- For Jump Register
 - Opcode, Register value, and PC
- For Conditional Branches
 - Opcode, Register (for condition), PC and offset
- For all other instructions
 - Opcode and PC (and have to know it's not one of above)

PC Calculation Bubbles



38

Speculate next address is PC+4



Pipelining Jumps



I₄ 304 ADD

Jump Pipeline Diagrams



time t1 t2 t3 t4 t5 t6 t7 t0 I_1 IF ID Resource EX Usage MA I₂ -WB I_4 I_1 I_5

 \rightarrow pipeline bubble

Pipelining Conditional Branches



- 096 ADD I_1
- I_2 100 BEQ x1,x2 +200
- **I**₃ 104 ADD
- I_4 304 ADD

Branch condition is not known until the execute stage what action should be taken in the decode stage ? 42

Pipelining Conditional Branches



Pipelining Conditional Branches



I_{1:}

l₂.

I₃.

I₄.

104 ADD

304 ADD

 the instruction at the decode stage is not valid ⇒ stall signal is not valid

Branch Pipeline Diagrams

(resolved in execute stage)



Resource Usage

What If...

- We used a simple branch that compares only one register (rs1) against zero
- Can we do any better?



Use simpler branches (e.g., only compare one reg against zero) with compare in decode stage



 \rightarrow pipeline bubble

Branch Delay Slots (expose control hazard to software)

- Change **the ISA semantics** so that the instruction that follows a jump or branch is always executed
 - gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.



Branch Pipeline Diagrams

(branch delay slot)





Post-1990 RISC ISAs don't have delay slots

- Encodes microarchitectural detail into ISA
 - C.f. IBM 650 drum layout
- What are the problems with delay slots?
- Performance issues
 - E.g., I-cache miss or page fault on delay slot instruction causes machine to wait, even if delay slot is a NOP
- Complicates more advanced microarchitectures
 - 30-stage pipeline with four-instruction-per-cycle issue
- Complicates the compiler's job
- Better branch prediction reduced need for delay slots

Why an Instruction may not be dispatched every cycle (CPI>1)

- Full bypassing may be too expensive to implement
 - typically all frequently used paths are provided
 - some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two-cycle latency
 - Instruction after load cannot use load result
 - MIPS-I ISA defined *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II (pipeline interlocks added in hardware)
 - MIPS: "Microprocessor without Interlocked Pipeline Stages"
- Conditional branches may cause bubbles
 - kill following instruction(s) if no delay slots

RISC-V Branches and Jumps

• JAL: unconditional jump to PC+immediate

31	30		21	20	19 1	2 11 7	6 0
$\operatorname{imm}[20]$		imm[10:1]		$\operatorname{imm}[11]$	imm[19:12]	rd	opcode
1		10		1	8	5	7
		offset[2]	20:1	.]		dest	JAL

• JALR: indirect jump to rs1+immediate

31 20	19 15	14 12	11 7	6 0
imm[11:0]	rs1	funct3	\mathbf{rd}	opcode
12	5	3	5	7
$\mathrm{offset}[11:0]$	base	0	dest	JALR

• Branch: if (rs1 conds rs2), branch to PC+immediate

31	30	25	24	20	19	15	14	12	11	8	7	6		0
$\operatorname{imm}[12]$	$\operatorname{imm}[10:5]$]	rs2		rs1		funct3		$\operatorname{imm}[4:1]$		$\operatorname{imm}[11]$		opcode	
1	6		5		5		3		4		1		7	
offset	[12, 10:5]		$\operatorname{src2}$		$\operatorname{src1}$	-	BEQ/BNE	2	offset[11,	4:1]]	BRANCH	
offset	[12, 10:5]		$\operatorname{src2}$		$\operatorname{src1}$		BLT[U]		offset[11,	4:1]]	BRANCH	
offset	[12, 10:5]		$\operatorname{src2}$		$\operatorname{src1}$		BGE[U]		offset[11,	4:1]]	BRANCH	

RISC-V Branches and Jumps

Each instruction fetch depends on one or two pieces of information from the preceding instruction:

1) Is the preceding instruction a taken branch?

- 2) If so, what is the target address?
- JAL: unconditional jump to PC+immediate
- JALR: indirect jump to rs1+immediate
- Branch: if (rs1 conds rs2), branch to PC+immediate

Instruction	Taken known?	Target known?
JAL	After Inst. Decode	After Inst. Decode
JALR	After Inst. Decode	After Reg. Fetch
B <cond.></cond.>	After Execute	After Inst. Decode

Branch Penalties in Modern Pipelines

UltraSPARC-III instruction fetch pipeline stages (in-order issue, 4-way superscalar, 750MHz, 2000)



Reducing Control Flow Penalty

- Software solutions
 - Eliminate branches loop unrolling
 - Increases the run length





- Reduce resolution time instruction scheduling
 - Compute the branch condition as early as possible (of limited value because branches often in critical path through code)
- Hardware solutions
 - Find something else to do delay slots
 - Replaces pipeline bubbles with useful work (requires software cooperation)
 - Speculate branch prediction
 - Speculative execution of instructions beyond the branch

Branch Prediction

- Motivation:
 - Branch penalties limit performance of deeply pipelined processors
 - Modern branch predictors have high accuracy
 - (>95%) and can reduce branch penalties significantly
- *Required hardware support:*
 - Prediction structures:
 - Branch history tables, branch target buffers, etc.
 - Mispredict recovery mechanisms:
 - Keep result computation separate from commit
 - Kill instructions following branch in pipeline
 - Restore state to that following branch

Static Branch Prediction



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110

bne0 (preferred taken) beq0 (not taken)

Dynamic Branch Prediction learning based on past behavior

- Temporal correlation (time)
 - If I tell you that a certain branch was taken last time, does this help?
 - The way a branch resolves may be a good predictor of the way it will resolve at the next execution
- Spatial correlation (space)
 - Several branches may resolve in a highly correlated manner
 - For instance, a preferred path of execution

Dynamic Branch Prediction

- 1-bit prediction scheme
 - Low-portion address as address for a one-bit flag for Taken or NotTaken historically
 - Simple
- 2-bit prediction
 - Miss twice to change

Branch Prediction Bits

- Assume 2 BP bits per instruction
- Change the prediction after two consecutive mistakes!



BP state:

(predict take/¬take) x (last prediction right/wrong)

Branch History Table



4K-entry BHT, 2 bits/entry, ~80-90% correct predictions

Exploiting Spatial Correlation

Yeh and Patt, 1992

If first condition false, second condition also false

History register, H, records the direction of the last N branches executed by the processor

Two-Level Branch Predictor

Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits (~95% correct)



Speculating Both Directions

- An alternative to branch prediction is to execute both directions of a branch speculatively
 - resource requirement is proportional to the number of concurrent speculative executions
 - only half the resources engage in useful work when both directions of a branch are executed speculatively
 - branch prediction takes less resources than speculative execution of both paths
- With accurate branch prediction, it is more cost effective to dedicate all resources to the predicted direction!
 - What would you choose with 80% accuracy?

Are We Missing Something?

• Knowing whether a branch is taken or not is great, but what else do we need to know about it?

Branch target address

Limitations of BHTs

Only predicts branch direction. Therefore, cannot redirect fetch stream until after branch target is determined.



UltraSPARC-III fetch pipeline

Branch Target Buffer



BP bits are stored with the predicted target address.

IF stage: *If (BP=taken) then nPC=target else nPC=PC+4* Later: *check prediction, if wrong then kill the instruction and update BTB & BPb else update BPb*

Address Collisions (Mis-Prediction)



Is this a common occurrence?

BTB is only for Control Instructions

- Is even branch prediction fast enough to avoid bubbles?
- When do we index the BTB?
 - i.e., what state is the branch in, in order to avoid bubbles?
- BTB contains useful information for branch and jump instructions only

=> Do not update it for other instructions

- For all other instructions the next PC is PC+4 !
- How to achieve this effect without decoding the instruction?

Branch Target Buffer (BTB)



- Keep both the branch PC and target PC in the BTB
- PC+4 is fetched if match fails
- Only *taken* branches and jumps held in BTB
- Next PC determined *before* branch fetched and decoded

Are We Missing Something? (2)

• When do we update the BTB or BHT?



Combining BTB and BHT

- BTB entries are considerably more expensive than BHT, but can redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)
- BHT can hold many more entries and is more accurate



BTB/BHT only updated after branch resolves in E stage
Uses of Jump Register (JR)

- Switch statements (jump to address of matching case)
 BTB works well if same case used repeatedly
- Dynamic function call (jump to run-time function address)
 BTB works well if same function usually called, (e.g., in C+ + programming, when objects have same type in virtual function call)
- Subroutine returns (jump to return address)
 BTB works well if usually return to the same place
 ⇒ Often one function called from many distinct call sites!

How well does BTB work for each of these cases?

Subroutine Return Stack

Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.



