# Lecture 17: Memory Hierarchy and Cache Coherence

**Concurrent and Multicore Programming** 

Department of Computer Science and Engineering Yonghong Yan <u>yan@oakland.edu</u> www.secs.oakland.edu/~yan

### **Parallelism in Hardware**

- Instruction-Level Parallelism
  - Pipeline
  - Out-of-order execution, and
  - Superscalar
- Thread-Level Parallelism
  - Chip multithreading, multicore
  - Coarse-grained and fine-grained multithreading
  - SMT
- Data-Level Parallelism
  - SIMD/Vector
  - GPU/SIMT

Computer Architecture, A Quantitative Approach. 5<sup>TH</sup> Edition, The Morgan Kaufmann, September 30, 2011 by John L. Hennessy (Author), David A. Patterson

# **Topics (Part 2)**

- Parallel architectures and hardware
  - Parallel computer architectures
- Memory hierarchy and cache coherency
- Manycore GPU architectures and programming
  - GPUs architectures
  - CUDA programming
  - Introduction to offloading model in OpenMP and OpenACC
- Programming on large scale systems (Chapter 6)
  - MPI (point to point and collectives)
  - Introduction to PGAS languages, UPC and Chapel
- Parallel algorithms (Chapter 8,9 &10)
  - Dense matrix, and sorting

# Outline

- Memory, Locality of reference and Caching
- Cache coherence in shared memory system

### Memory until now ...

- We've relied on a very simple model of memory for most this class
  - Main Memory is a linear array of bytes that can be accessed given a memory address
  - Also used registers to store values
- Reality is more complex. There is an entire memory system.
  - Different memories exist at different levels of the computer
  - Each vary in their speed, size, and cost

# **Random-Access Memory (RAM)**

- Key features
  - RAM is packaged as a chip.
  - Basic storage unit is a cell (one bit per cell).
  - Multiple RAM chips form a memory.



- Static RAM (SRAM)
  - Each cell stores bit with a six-transistor circuit.
  - Retains value indefinitely, as long as it is kept powered.
  - Relatively insensitive to disturbances such as electrical noise.
  - Faster and more expensive than DRAM.

# **Random-Access Memory (RAM)**

- Dynamic RAM (DRAM)
  - Each cell stores bit with a capacitor and transistor.
  - Value must be refreshed every 10-100 ms.
  - Sensitive to disturbances.
  - Slower and cheaper than SRAM.



# Memory Modules... real life DRAM

- In reality,
  - Several DRAM chips are bundled into Memory Modules
- SIMMS Single Inline Memory Module
- DIMMS Dual Inline Memory Module
- DDR- Dual data Read
  - Reads twice every clock cycle
- Quad Pump: Simultaneous R/W



Source for Pictures: <a href="http://en.kioskea.net/contents/pc/ram.php3">http://en.kioskea.net/contents/pc/ram.php3</a>

### SDR, DDR, Quad Pump







### **Memory Speeds**

- Processor Speeds : 1 GHz processor speed is 1 nsec cycle time.
- Memory Speeds (50 nsec)
- Access Speed gap
  - Instructions that store or load from memory

DIMM Module Chip Type	Clock Speed (MHz)	Bus Speed (MHz)	Transfer Rate (MB/s)
PC1600 DDR200	100	200	1600
PC2100 DDR266	133	266	2133
PC2400 DDR300	150	300	2400

# **Memory Hierarchy (Review)**



# **Cache Memories (SRAM)**

- Cache memories are small, fast SRAM-based memories managed automatically in hardware.
  - Hold frequently accessed blocks of main memory
- CPU looks first for data in L1, then in L2, then in main memory.
- Typical bus structure:



## **How to Exploit Memory Hierarchy**

- Availability of memory
  - Cost, size, speed
- Principle of locality
  - Memory references are bunched together
  - A small portion of address space is accessed at any given time
- This space in high speed memory
   Problem: not all of it may fit



# **Types of locality**

- Temporal locality
  - Tendency to access locations recently referenced

- Spatial locality
  - Tendency to reference locations around recently referenced
  - Location x , then others will be x-k or x+k

t

## **Sources of locality**

- Temporal locality
  - Code within a loop
  - Same instructions fetched repeatedly
- Spatial locality
  - Data arrays
  - Local variables in stack
  - Data allocated in chunks (contiguous bytes)

```
for (i=0; i<N; i++) {
A[i] = B[i] + C[i] * a;
}
```

# What does locality buy?

- Address the gap between CPU speed and RAM speed
- Spatial and temporal locality implies a subset of instructions can fit in high speed memory from time to time
- CPU can access instructions and data from this high speed memory
- Small high speed memory can make computer faster and cheaper
- Speed of 1-20 nsec at cost of \$50 to \$100 per Mbyte
- This is Caching!!

#### Inserting an L1 Cache Between CPU and Main Memory



### What info. Does a cache need

- Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.
- You essentially allow a smaller region of memory to hold data from a larger region. Not a 1-1 mapping.
- What kind of information do we need to keep:
  - The actual data
  - Where the data actually comes from
  - If data is even considered valid

# **Cache Organization**

- Map each region of memory to a smaller region of cache
- Discard address bits
  - Discard lower order bits (a)
  - Discard higher order bits (b)
- Cache address size is 4 bits
- Memory address size is 8 bits
- In case of a)
  - 0000xxxx is mapped to 0000 in cach
- In case of b)
  - xxxx0001 is mapped to 0001 in cache



# Finding data in cache

- Part of memory address applied to cache
- Remaining is stored as tag in cache
- Lower order bits discarded
- Need to check if 00010011
  - Cache index is 0001
  - Tag is 0011
- If tag matches, hit, use data
- No match, miss, fetch data from memory



### **General Org of a Cache Memory**



Cache size:  $C = B \times E \times S$  data bytes

### **Addressing Caches**



Address A:

## **Direct-Mapped Cache**

- Simplest kind of cache
- Characterized by exactly one line per set.



### **Accessing Direct-Mapped Caches**

- Set selection
  - Use the set index bits to determine the set of interest.



### **Accessing Direct-Mapped Caches**

- Line matching and word selection
  - Line matching: Find a valid line in the selected set with a matching tag
  - Word selection: Then extract the word



### **Example: Direct mapped cache**

- 32 bit address, 64KB cache, 32 byte block
- How many sets, how many bits for the tag, how many bits for the offset?



## Write-through vs write-back

- What to do when an update occurs?
- Write-through: immediately
  - Simple to implement, synchronous write
  - Uniform latency on misses
- Write-back: write when block is replaced
  - Requires additional dirty bit or modified bit
  - Asynchronous writes
  - Non-uniform miss latency
  - Clean miss: read from lower level
  - Dirty miss: write to lower level and read (fill)

## Writes and Cache

- Reading information from a cache is straight forward.
- What about writing?
  - What if you're writing data that is already cached (write-hit)?
  - What if the data is not in the cache (write-miss)?
- Dealing with a write-hit.
  - Write-through immediately write data back to memory
  - Write-back defer the write to memory for as long as possible
- Dealing with a write-miss.
  - write-allocate load the block into memory and update
  - no-write-allocate writes directly to memory
- Benefits? Disadvantages?
- Write-through are typically no-write-allocate.
- Write-back are typically write-allocate.

### **Multi-Level Caches**

Options: separate data and instruction caches, or a unified cache



## **Cache Performance Metrics**

- Miss Rate
  - Fraction of memory references not found in cache (misses/ references)
  - Typical numbers:
    - 3-10% for L1
    - can be quite small (e.g., < 1%) for L2, depending on size, etc.
- Hit Time
  - Time to deliver a line in the cache to the processor (includes time to determine whether the line is in the cache)
  - Typical numbers:
    - 1 clock cycle for L1
    - 3-8 clock cycles for L2
- Miss Penalty
  - Additional time required because of a miss
    - Typically 25-100 cycles for main memory

# Writing Cache Friendly Code

- Repeated references to variables are good (temporal locality)
- Stride-1 reference patterns are good (spatial locality)
- Examples:
  - cold cache, 4-byte words, 4-word cache blocks

```
int sumarrayrows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

```
int sumarraycols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}</pre>
```

Miss rate = 1/4 = 25%

Miss rate = **100%** 

# **Matrix Multiplication Example**

- Major Cache Effects to Consider
  - Total cache size
    - Exploit temporal locality and blocking)
  - Block size
    - Exploit spatial locality
- Description:
  - Multiply N x N matrices
  - O(N<sup>3</sup>) total operations
  - Accesses
    - N reads per source element
    - N values summed per destination
      - but may be able to hold in register



### **Miss Rate Analysis for Matrix Multiply**

- Assume:
  - Line size = 32BYTES (big enough for 4 64-bit words)
  - Matrix dimension (N) is very large
    - Approximate 1/N as 0.0
  - Cache is not even big enough to hold multiple rows
- Analysis Method:
  - Look at access pattern of inner loop



# Layout of C Arrays in Memory (review)

- C arrays allocated in row-major order
  - each row in contiguous memory locations
- Stepping through columns in one row:
  - for(i = 0; i < N; i++)
    sum += a[0][i];</pre>
  - accesses successive elements
  - if block size (B) > 4 bytes, exploit spatial locality
    - compulsory miss rate = 4 bytes / B
- Stepping through rows in one column:
  - for(i = 0; i < n; i++)
    sum += a[i][0];</pre>
- accesses distant elements
- no spatial locality!
  - compulsory miss rate = 1 (i.e. 100%)

# Matrix Multiplication (ijk)



#### Misses per Inner Loop Iteration:

<u>A</u>	<u>B</u>	<u>C</u>	
0.25	1.0	0.0	

# Matrix Multiplication (jik)



# Matrix Multiplication (kij)

![](_page_36_Figure_1.jpeg)

<u>Misses per Inner Loop Iteration:</u>
 <u>A</u>
 <u>B</u>
 <u>C</u>

0.0 0.25 0.25

# Matrix Multiplication (ikj)

![](_page_37_Figure_1.jpeg)

• <u>Misses</u>	per Inner Loop	Iteration:
A	B	<u>C</u>
0.0	0.25	0.25

# Matrix Multiplication (jki)

![](_page_38_Figure_1.jpeg)

# Matrix Multiplication (kji)

![](_page_39_Figure_1.jpeg)

<u>Misses</u>	per	Inner Loop	Iteration:
A		B	<u>C</u>
1.0		0.0	1.0

### **Summary of Matrix Multiplication**

![](_page_40_Figure_1.jpeg)

# Outline

- Memory, Locality of reference and Caching
- Cache coherence in shared memory system

### Shared memory systems

- All processes have access to the same address space
  - E.g. PC with more than one processor
- Data exchange between processes by writing/reading shared variables
  - Shared memory systems are easy to program
  - Current standard in scientific programming: OpenMP
- Two versions of shared memory systems available today
  - Centralized Shared Memory Architectures
  - Distributed Shared Memory architectures

## **Centralized Shared Memory Architecture**

- Also referred to as Symmetric Multi-Processors (SMP)
- All processors share the same physical main memory

![](_page_43_Figure_3.jpeg)

- Memory bandwidth per processor is limiting factor for this type of architecture
- Typical size: 2-32 processors

#### **Centralized shared memory system (I)**

- Intel X7350 quad-core (Tigerton)
  - Private L1 cache: 32 KB instruction, 32 KB data
  - Shared L2 cache: 4 MB unified cache

![](_page_44_Figure_4.jpeg)

#### **Centralized shared memory systems (II)**

 Intel X7350 quad-core (Tigerton) multi-processor configuration

![](_page_45_Figure_2.jpeg)

### **Distributed Shared Memory Architectures**

- Also referred to as Non-Uniform Memory Architectures (NUMA)
- Some memory is closer to a certain processor than other memory
  - The whole memory is still addressable from all processors
  - Depending on what data item a processor retrieves, the access time might vary strongly

![](_page_46_Figure_5.jpeg)

# NUMA architectures (II)

- Reduces the memory bottleneck compared to SMPs
- More difficult to program efficiently
  - E.g. first touch policy: data item will be located in the memory of the processor which uses a data item first
- To reduce effects of non-uniform memory access, caches are often used
  - ccNUMA: cache-coherent non-uniform memory access architectures
- Largest example as of today: SGI Origin with 512 processors

#### **Distributed Shared Memory Systems**

![](_page_48_Picture_1.jpeg)

### **Cache Coherence**

- Real-world shared memory systems have caches between memory and CPU
- Copies of a single data item can exist in multiple caches
- Modification of a shared data item by one CPU leads to outdated copies in the cache of another CPU

![](_page_49_Figure_4.jpeg)

# Cache coherence (II)

- Typical solution:
  - Caches keep track on whether a data item is shared between multiple processes
  - Upon modification of a shared data item, 'notification' of other caches has to occur
  - Other caches will have to reload the shared data item on the next access into their cache
- Cache coherence is <u>only</u> an issue in case multiple tasks access the same item
  - Multiple threads
  - Multiple processes have a joint shared memory segment
  - Process is being migrated from one CPU to another

### **Cache Coherence Protocols**

- Snooping Protocols
  - Send all requests for data to all processors
  - Processors snoop a bus to see if they have a copy and respond accordingly
  - Requires broadcast, since caching information is at processors
  - Works well with bus (natural broadcast medium)
  - Dominates for centralized shared memory machines
- Directory-Based Protocols
  - Keep track of what is being shared in centralized location
  - Distributed memory => distributed directory for scalability (avoids bottlenecks)
  - Send point-to-point requests to processors via network
  - Scales better than Snooping
  - Commonly used for distributed shared memory machines

### **Categories of cache misses**

- Up to now:
  - <u>Compulsory Misses</u>: first access to a block cannot be in the cache (cold start misses)
  - <u>Capacity Misses</u>: cache cannot contain all blocks required for the execution
  - <u>Conflict Misses</u>: cache block has to be discarded because of block replacement strategy
- In multi-processor systems:
  - <u>Coherence Misses</u>: cache block has to be discarded because another processor modified the content
    - <u>true sharing miss</u>: another processor modified the content of the request element
    - <u>false sharing miss</u>: another processor invalidated the block, although the actual item of interest is unchanged.

#### **Bus Snooping Topology**

![](_page_53_Figure_1.jpeg)

# **Larger Shared Memory Systems**

- Typically Distributed Shared Memory Systems
- Local or remote memory access via memory controller
- <u>Directory</u> per cache that tracks state of every block in every cache
  - Which caches have a copy of block, dirty vs. clean, ...
- Info per memory block vs. per cache block?
  - PLUS: In memory => simpler protocol (centralized/one location)
  - MINUS: In memory => directory is f(memory size) vs. f(cache size)
- Prevent directory as bottleneck? distribute directory entries with memory, each keeping track of which processors have copies of their blocks

#### **Distributed Directory MPs**

![](_page_55_Figure_1.jpeg)

# False Sharing in OpenMP

- False sharing
  - When at least one thread write to a cache line while others access it
    - Thread 0: = A[1] (read)
    - Thread 1: A[0] = ... (write)
- Solution: use array padding

![](_page_56_Figure_6.jpeg)

# **NUMA and First Touch Policy**

• Data placement policy on NUMA architectures

![](_page_57_Figure_2.jpeg)

- First Touch Policy
  - The process that first touches a page of memory causes that page to be allocated in the node on which the process is running

### **NUMA First-touch placement/1**

![](_page_58_Figure_1.jpeg)

First Touch All array elements are in the memory of the processor executing this thread

### **NUMA First-touch placement/2**

![](_page_59_Figure_1.jpeg)

#### First Touch Both memories each have "their half" of the array

## Work with First-Touch in OpenMP

- First-touch in practice
  - Initialize data consistently with the computations

```
#pragma omp parallel for
for(i=0; i<N; i++) {
    a[i] = 0.0; b[i] = 0.0; c[i] = 0.0;
}
readfile(a,b,c);
#pragma omp parallel for
for(i=0; i<N; i++) {
    a[i] = b[i] + c[i];
}
```

# **Concluding Observations**

- Programmer can optimize for cache performance
  - How data structures are organized
  - How data are accessed
    - Nested loop structure
    - Blocking is a general technique
- All systems favor "cache friendly code"
  - Getting absolute optimum performance is very platform specific
    - Cache sizes, line sizes, associativities, etc.
  - Can get most of the advantage with generic code
    - Keep working set reasonably small (temporal locality)
    - Use small strides (spatial locality)
  - Work with cache coherence protocol and NUMA first touch policy

### References

- Computer Architecture, A Quantitative Approach. 5<sup>TH</sup> Edition, The Morgan Kaufmann, September 30, 2011 by John L. Hennessy (Author), David A. Patterson
- A Primer on Memory Consistency and Cache Coherence Daniel J. Sorin Mark D. Hill David A. Wood, SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE Mark D. Hill, Series Editor, 2011