
Lecture: Manycore GPU Architectures and CUDA Programming, Review

CSCE 569 Parallel Computing

Department of Computer Science and Engineering Yonghong Yan yanyh@cse.sc.edu https://passlab.github.io/CSCE569/

Computer Graphics




What is GPU Today?

- It is a processor optimized for 2D/3D graphics, video, visual computing, and display.
- It is **highly parallel, highly multithreaded multiprocessor** optimized for visual computing.
- It provide real-time visual interaction with computed objects via graphics images, and video.
- It serves as both a programmable graphics processor and a scalable parallel computing platform.
 - Heterogeneous systems: combine a GPU with a CPU
- It is called as Many-core

GPU Architecture Revolution

- Unified Scalar Shader Architecture
- Highly Data Parallel Stream Processing



3D Graphics Rendering Pipeline: Output of one stage is fed as input of the next stage. A vertex has attributes such as (x, y, z) position, color (RGB or RGBA), vertex-normal (n_x, n_y, n_z) , and texture. A primitive is made up of one or more vertices. The rasterizer raster-scans each primitive to produce a set of grid-aligned fragments, by interpolating the vertices.

Image: http://www.ntu.edu.sg/home/ehchua/programming/opengl/CG_BasicsTheory.html

An Introduction to Modern GPU Architecture, Ashu Rege, NVIDIA Director of Developer Technology ftp://download.nvidia.com/developer/cuda/seminar/TDCI_Arch.pdf

Unified Shader Architecture




FIGURE A.2.5 Basic unified GPU architecture. Example GPU with 112 streaming processor (SP) cores organized in 14 streaming multiprocessors (SMs); the cores are highly multithreaded. It has the basic Tesla architecture of an NVIDIA GeForce 8800. The processors connect with four 64-bit-wide DRAM partitions via an interconnection network. Each SM has eight SP cores, two special function units (SFUs), instruction and constant caches, a multithreaded instruction unit, and a ⁵ shared memory. Copyright © 2009 Elsevier, Inc. All rights reserved.

Multicores in NVIDIA GPUs

- NVIDIAGPU Streaming Multiprocessors (SM) are analogous to CPU cores
 - Single computational unit
 - Think of an SM as a single vector processor
 - Composed of multiple
 "cores", load/store units,
 special function units (sin,
 cosine, etc.)
 - Each core contains integer and floating-point arithmetic logic units


SMX								Jac	tructi	on Ca	cho -								
	Wai	m Sch	neduler			Wa	rp Sche		arucu	on ca		n Sch	eduler			Wa	rn Sche	duler	_
Warp Scheduler Dispatch Dispatch			Warp Scheduler Dispatch Dispatch				Warp Scheduler Dispatch Dispatch				Warp Scheduler Dispatch Dispatch								
+ +				+ +			+ +			+ +									
	Register File (65,536 x 32-bit)																		
↓ Core	Core	Core	₽ DP Unit	Core	↓ Core	↓ Core	↓ DP Unit	LD/ST	SFU	Core	Core	Core	₽ DP Unit	↓ Core	Core	Core	DP Unit	LD/ST	↓ SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
	Interconnect Network 64 KB Shared Memory / L1 Cache																		
	48 KB Read-Only Data Cache																		
	Tex		Tex	(Tex		Tex	(Tex		Tex	(Tex		Tex	<u>_</u>
	Tex		Tex	(Тех		Tex	٢		Tex		Tex	¢		Tex		Tex	

GPU Computing – The Basic Idea

- Use GPU for more than just generating graphics
 - The computational resources are there, they are most of the time underutilized



 The ironical fact: It takes about 20 years (80/90s – 2007) to realize that a GPU that can do graphics well should do image processing well too.



Streaming Processing


To be efficient, GPUs must have *high throughput*, i.e. processing millions of pixels in a single frame, but may be high latency

- "Latency is a *time delay* between the moment something is initiated, and the moment one of its effects begins or becomes detectable"
- For example, the time delay between a request for texture reading and texture data returns
- Throughput is the amount of work done in a given amount of time
 - CPUs are low latency low throughput processors
 - GPUs are high latency high throughput processors

Streaming Processing to Enable Massive Parallelism

- Given a (typically large) set of data("stream")
- Run the same series of operations ("kernel" or "shader") on all of the data (SIMD)
- GPUs use various optimizations to improve throughput:
- Some on chip memory and local caches to reduce bandwidth to external memory
- Batch groups of threads to minimize incoherent memory access
 - Bad access patterns will lead to higher latency and/or thread stalls.
- Eliminate unnecessary operations by exiting or killing threads

GPU Performance Gains Over CPU



Parallelism in CPUs v. GPUs

- Multi-/many- core/CPUs use task parallelism
 - MIMD, i.e. Multiple tasks map to multiple threads
 - Tasks run different instructions
 - 10s of relatively heavyweight threads run on 10s of cores
 - Each thread managed and scheduled explicitly
 - Each thread has to be individually programmed (MPMD)

 Manycore GPUs use data parallelism

- SIMD model (Single Instruction Multiple Data)
- Same instruction on different data
- 10,000s of lightweight threads on 100s of cores
- Threads are managed and scheduled by hardware
- Programming done for batches of threads (e.g. one pixel shader per group of pixels, or draw call)

Graphics Processing Unit (GPU)







Image: http://www.ntu.edu.sg/home/ehchua/programming/opengl/CG_BasicsTheory.html




Simple Processing Flow




Simple Processing Flow



Simple Processing Flow



Offloading Computation




CUDA(Compute Unified Device Architecture)

Both an *architecture* and *programming model*

- Architecture and execution model
 - Introduced in NVIDIA in 2007
 - Get highest possible execution performance requires understanding of hardware architecture
- Programming model
 - Small set of extensions to C
 - Enables GPUs to execute programs written in C
 - Within C programs, call SIMT "kernel" routines that are executed on GPU.
- Hello world introduction today
 - More in later lectures


GPU Execution Model

- The GPU is a physically separate processor from the CPU
 Discrete vs. Integrated
- The GPU Execution Model offers different abstractions from the CPU to match the change in architecture




GPU Multi-Threading

- Uses the Single-Instruction, Multiple-Thread model
 - Many threads execute the same instructions in lock-step
 - Implicit synchronization after every instruction (think vector parallelism)
 - A SMIT group: wrap, 32 threads.




GPU Multi-Threading

 In SIMT, all threads share instructions but operate on their own private registers, allowing threads to store thread-local state



GPU Multi-Threading

- SIMT threads can be "disabled" when they need to execute instructions different from others in their group
- Improves the flexibility of the SIMT model, relative to similar vector-parallel models (SIMD)




Execution Model to Hardware

- GPUs can execute multiple SIMT groups on each SM
 - For example: on NVIDIA GPUs a SIMT group is 32 threads, each
 Kepler SM has 192 CUDA cores → simultaneous execution of 6 SIMT groups on an SM
- SMs can support more concurrent SIMT groups than core count would suggest
 - Each thread persistently stores its own state in a private register set
 - Many SIMT groups will spend time blocked on I/O, not actively computing
 - Keeping blocked SIMT groups scheduled on an SM would waste cores
 - Groups can be swapped in and out without worrying about losing state

CUDA Thread Hierarchy

stencil_1d<<<N/BLOCK_SIZE,BLOCK_SIZE>>>(d_in + RADIUS, d_out + RADIUS);

- Allows flexibility and efficiency in processing 1D, 2-D, and 3-D data on GPU.
- Linked to internal organization
- Threads in one block execute together.



How are GPU threads organized?


- On the GPU, the number of blocks and threads per block is exposed through intrinsic thread coordinate variables:
 - Dimensions

– IDs

Variable	Meaning
gridDim.x, gridDim.y, gridDim.z	Number of blocks in a kernel launch.
<pre>blockIdx.x, blockIdx.y,</pre>	Unique ID of the block that contains the current thread.
blockDim.x, blockDim.y, blockDim.z	Number of threads in each block.
<pre>threadIdx.x, threadIdx.y, threadIdx.z</pre>	Unique ID of the current thread within its block.

How are GPU threads organized?

to calculate a **globally unique ID** for a thread on the GPU inside a one-dimensional grid and one-dimensional block:



How is GPU memory managed?

- CUDA Memory Management API
 - Allocation of GPU memory
 - Transfer of data from the host to GPU memory
 - Free-ing GPU memory
 - Foo(int A[][N]) { }

Host Function	CUDA Analogue
malloc	cudaMalloc
memcpy	cudaMemcpy
free	cudaFree

AXPY Offloading To a GPU using CUDA

```
CUDA kernel. Each thread takes care of one element of c
 2
     global void axpy(REAL *x, REAL *y, int n, REAL a) {
 3
       int id = blockIdx.x*blockDim.x+threadIdx.x:
                                                                           0
       if (id < n) y[id] += a * x[id];
 4
 5
 6
   int main( int argc, char* argv[] ) {
 7
 8
 9
       // ... init host a, x and y
       // Allocate memory for each vector on GPU
10
                                                             Memory allocation on device
11
       cudaMalloc(&d x, size);
12
       cudaMalloc(&d_y, size);
13
14
       // Copy host vectors to device
15
       cudaMemcpy( d_x, h_x, size, cudaMemcpyHostToDevice);
                                                                Memcpy from host to device
16
       cudaMemcpy( d y, h y, size, cudaMemcpyHostToDevice);
17
       int blockSize, gridSize;
18
19
       blockSize = 1024;
                                                                 Launch parallel execution
20
       gridSize = (int)ceil((float)n/blockSize);
21
       axpy<<<qridSize, blockSize>>>(d_x, d_y, n, a);
22
23
       // Copy array back to host
                                                                 Memcpy from device to host
24
       cudaMemcpy( h y, d y, size, cudaMemcpyDeviceToHost
                                                            )
25
26
       // Release device memory
       cudaFree(d_x);
27
                                                                 Deallocation of dev memory
       cudaFree(d y);
28
                                                                                     27
29 }
```

More Examples and Exercises


- Matvec:
 - Version 1: each thread computes one element of the final vector
 - Version 2:
- Matmul in assignment #4
 - Version 1: each thread computes one row of the final matrix C

Inspecting CUDA Programs

- Debugging CUDA program:
 - cuda-gdb debugging tool, like gdb
- Profiling a program to examine the performance
 - Nvprof tool, like gprof
 - Nvprof ./vecAdd


GPU Memory Hierarchy

- More complex than the CPU memory
 - Many different types of memory, each with special-purpose characteristics
 - SRAM-
 - DRAM 、
 - More *explicit* control over data movement




Storing Data on the GPU

- Global Memory (DRAM)
 - Large, high-latency memory
 - Stored in device memory (along with constant and texture memory)
 - Can be declared statically with device
 - Can be allocated dynamically with cudaMalloc
 - Explicitly managed by the programmer
 - Optimized for all threads in a warp accessing neighbouring memory cells




- Achieving aligned and coalesced global memory accesses is key to optimizing an application's use of global memory bandwidth
 - Coalesced: the threads within a warp reference memory addresses that can all be serviced by a single global memory transaction (think of a memory transaction as the process of bring a cache line into the cache)
 - Aligned: the global memory accesses by threads within a warp start at an address boundary that is an even multiple of the size of a global memory transaction

- Aligned and Coalesced Memory Access (w/L1 cache)
 - 32-thread wrap, 128-bytes memory transaction




• With 128-byte access, a single transaction is required and all of the loaded bytes are used

Misaligned and Coalesced Memory Access (w/L1 cache)



 With 128-byte access, two memory transactions are required to load all requested bytes. Only half of the loaded bytes are used.


• Misaligned and Uncoalesced Memory Access (w/L1 cache)



With uncoalesced loads, many more bytes loaded than requested


Shared Memory on the GPU

- Shared Memory (SRAM)
 - Declared with the __shared_ keyword
 - Low-latency, high bandwidth
 - Shared by all threads in a thread block
 - Explicitly allocated and managed by the programmer, manual L1 cache
 - Stored on-SM, same physical memory as the GPU L1 cache
 - On-SM memory is statically partitioned between L1 cache and shared memory



GPU Memory Hierarchy

- More complex than the CPU memory
 - Many different types of memory, each with special-purpose characteristics
 - SRAM-
 - DRAM 、
 - More *explicit* control over data movement



Shared Memory Allocation

- Dynamically Allocated Shared Memory
 - Size in bytes is set at kernel launch with a third kernel launch configurable
 - Can only have one dynamically allocated shared memory array per kernel
 - Must be one-dimensional arrays

```
__global___ void kernel(...) {
    extern __shared__ int s_arr[];
    ....
}
```


```
kernel<<<nblocks, threads_per_block,
shared_memory_bytes>>>(...);
```

Matrix Vector Multiplication

```
58 /** N =1024, 4 blocks, 256 threads/per block */
59 global void
60 matvec kernel shared(float * A, float * B, float * C, int N) {
       int i = blockDim.x * blockIdx.x + threadIdx.x; /* 0 - 1023 */
61
62
       int j;
63
64
       extern __shared__ float B_shared[]; /* the same size as B[1024] */
       B shared[i] = B[i];
65
66
       /* for block 0: 0-255 are filled */
                                                              me bute
67
       /* for block 1: 256-511 are filled */
68
       /* for block 2: 512-767 are filled */
69
       /* for block 3: 768 - 1023 are filled */
70
71
       B shared [(i+256) \times 1024] = B[(i+256) \times 1024];
       B shared [(i+512) \times 1024] = B[(i+512) \times 1024];
72
73
       B shared [(i+768) \times 1024] = B[(i+768) \times 1024];
74
75
       syncthreads();
76
                                                    1023
77
       if (i < N) {
                                                                                G12010
78
         float temp = 0.0;
          for (j=0; j<N; j++)</pre>
79
                                                       4 blocks shared
                                                                               Nemory
80
            temp += A[i*N+j] * B shared[j];
81
82
         C[i] = temp;
83
        }
84 }
```

Matrix Multiplication V1 and V2 in Assignment #4

 https://docs.nvidia.com/cuda/cuda-c-programmingguide/#shared-memory



GPU Memory Performance

- Data transfer from CPU to GPU over the PCI bus adds
 - Conceptual complexity
 - Performance overhead

Communication Medium	Latency	Bandwidth
On-Chip Shared Memory	A few clock cycles	Thousands of GB/s
GPU Global Memory	Hundreds of clock cycles	Hundreds of GB/s
PCI Bus	Hundreds to thousands of clock cycles	Tens of GB/s