Lecture: Manycore GPU Architectures and Programming, Part 4

-- Introducing OpenMP and HOMP for Accelerators

CSCE 569 Parallel Computing

Department of Computer Science and Engineering Yonghong Yan yanyh@cse.sc.edu https://passlab.github.io/CSCE569/

Manycore GPU Architectures and Programming: Outline

- Introduction
 - GPU architectures, GPGPUs, and CUDA
- GPU Execution model
- CUDA Programming model
- Working with Memory in CUDA
 - Global memory, shared and constant memory
- Streams and concurrency
- CUDA instruction intrinsic and library
- Performance, profiling, debugging, and error handling
- Directive-based high-level programming model
 - OpenMP and OpenACC

HPC Systems with Accelerators

- Accelerator architectures become popular
 - GPUs and Xeon Phi
- Multiple accelerators are common
 - 2, 4, or 8

Programming on NVIDIA GPUs

1. CUDA and OpenCL

- Low-level

- 2. Library, e.g. cublas, cufft, cuDNN
- 3. OpenMP, OpenACC, and others
 - Rely on compiler support
- 4. Application framework
 - TensorFlow, etc



https://www.anandtech.com/show/12587/nvidias-dgx2-sixteen-v100-gpus-30-tb-of-nvme-only-400k3

OpenMP 4.0 for Accelerators

- Device: a logical execution engine
 - Host device: where OpenMP program begins, one only
 - Target devices: 1 or more accelerators
- Memory model
 - Host data environment: one
 - Device data environment: one or more
 - Allow shared host and device memory
- Execution model: Host-centric
 - Host device : "offloads" code regions and data to accelerators/target devices
 - Target Devices: still fork-join model
 - Host waits until devices finish
 - Host executes device regions if no accelerators are available /supported



AXPY Example with OpenMP: Multicore

- $y = \alpha \cdot x + y$
 - x and y are vectors of size n
 - α is scalar



1	<pre>void axpy(REAL *x, REAL *y, long n, REAL a) {</pre>
2	<pre>#pragma omp parallel for shared(x, y, n, a)</pre>
3	<pre>for (int i = 0; i < n; ++i)</pre>
4	y[i] += a * x[i];
5	}

- Data (x, y and a) are shared
 - Parallelization is relatively easy
- Other examples
 - sum: reduction
 - Stencil: halo region exchange and synchronization

AXPY Offloading To a GPU using CUDA

```
CUDA kernel. Each thread takes care of one element of c
     global void axpy(REAL *x, REAL *y, int n, REAL a) {
 2
 3
       int id = blockIdx.x*blockDim.x+threadIdx.x:
                                                                           0
       if (id < n) y[id] += a * x[id];
 4
 5
 6
   int main( int argc, char* argv[] ) {
 8
 9
       // ... init host a, x and y
       // Allocate memory for each vector on GPU
10
                                                             Memory allocation on device
11
       cudaMalloc(&d x, size);
12
       cudaMalloc(&d_y, size);
13
14
       // Copy host vectors to device
15
       cudaMemcpy( d_x, h_x, size, cudaMemcpyHostToDevice);
                                                                Memcpy from host to device
       cudaMemcpy( d y, h y, size, cudaMemcpyHostToDevice);
16
17
18
       int blockSize, gridSize;
19
       blockSize = 1024;
                                                                Launch parallel execution
20
       gridSize = (int)ceil((float)n/blockSize);
21
       axpy<<<qridSize, blockSize>>>(d_x, d_y, n, a);
22
23
       // Copy array back to host
                                                                Memcpy from device to host
24
       cudaMemcpy( h y, d y, size, cudaMemcpyDeviceToHost
                                                            )
25
26
       // Release device memory
       cudaFree(d_x);
27
                                                                Deallocation of dev memory
       cudaFree(d y);
28
29 }
```

AXPY Example with OpenMP: single device



- target directive: annotate an offloading code region
- map clause: map data between host and device → moving data
 - to | tofrom | from: mapping directions
 - Use array region

OpenMP Computation and Data Offloading

- #pragma omp target device(id) map() if()
 - target: create a data environment and offload computation on the device
 - device (int_exp): specify a target device
 - map(to|from|tofrom|alloc:var_list) : data mapping between the current data environment and a device data environment
- #pragma target data device (id) map() if()
 - Create a device data environment: to be reused/inherited





target and map Examples

```
void vec mult(int N)
{
   int i;
   float p[N], v1[N], v2[N];
   init(v1, v2, N);
   #pragma omp target map(to: v1, v2) map(from: p)
   #pragma omp parallel for
   for (i=0; i<N; i++)</pre>
     p[i] = v1[i] * v2[i];
   output(p, N);
void vec mult(float *p, float *v1, float *v2, int N)
{
   int i;
   init(v1, v2, N);
   #pragma omp target map(to: v1[0:N], v2[:N]) map(from: p[0:N])
   #pragma omp parallel for
   for (i=0; i<N; i++)</pre>
     p[i] = v1[i] * v2[i];
   output(p, N);
                                                                       9
```

Accelerator: Explicit Data Mapping

{

- Relatively small number of truly shared memory accelerators so far
- Require the user to explicitly *map* data to and from the device memory
- Use array region

```
long a = 0x858;
long b = 0;
int anArray[100]
```

```
#pragma omp target data map(to:a) \\
map(tofrom:b,anArray[0:64])
```

```
/* a, b and anArray are mapped
 * to the device */
```

```
/* work on the device */
#pragma omp target ...
{
    ...
}|
/* b and anArray are mapped
* back to the host */
```

target date Example

```
void vec mult(float *p, float *v1, float *v2, int N)
{
   int i;
   init(v1, v2, N);
   #pragma omp target data map(from: p[0:N])
                                                    Note mapping inheritance
      #pragma omp target map(to: v1[:N], v2[:N])
      #pragma omp parallel for
      for (i=0; i<N; i++)</pre>
        p[i] = v1[i] * v2[i];
      init again(v1, v2, N);
      #pragma omp target map(to: v1[:N], v2[:N])
      #pragma omp parallel for
      for (i=0; i<N; i++)</pre>
        p[i] = p[i] + (v1[i] * v2[i]);
   output(p, N);
ł
```

Accelerator: Hierarchical Parallelism

- Organize massive number of threads
 - teams of threads, e.g. map to CUDA grid/block
- Distribute loops over teams



teams and distribute Loop Example

```
float dotprod_teams(float B[], float C[], int N, int num_blocks,
    int block_threads)
{
    float sum = 0;
    int i, i0;
    #pragma omp target map(to: B[0:N], C[0:N])
    #pragma omp teams num_teams(num_blocks) thread_limit(block_threads)
    reduction(+:sum)
    #pragma omp distribute
    for (i0=0; i0<N; i0 += num_blocks)
    #pragma omp parallel for reduction(+:sum)
    for (i=i0; i< min(i0+num_blocks,N); i++)
        sum += B[i] * C[i];
    return sum;
}
```

Double-nested loops are mapped to the two levels of thread hierarchy (league and team)

Jacobi Example: The Impact of Compiler Transformation to Performance

#pragma omp target data device (gpu0) map(to:n, m, omega, ax, ay, b, \ f[0:n][0:m]) map(tofrom:u[0:n][0:m]) map(alloc:uold[0:n][0:m])



Early Experiences With The OpenMP Accelerator Model; Chunhua Liao, Yonghong Yan, Bronis R. de Supinski, Daniel J. Quinlan and Barbara Chapman; International Workshop on OpenMP (IWOMP) 2013, September 2013

Mapping Nested Loops to GPUs

• Need to achieve coalesced memory access on GPUs



Fig. 9: Double nested loop mapping.

Fig. 10: Triple nested loop mapping.

15

Compiler Transformation of Nested Loops for GPGPUs, Xiaonan Tian, Rengan Xu, **Yonghong Yan**, Sunita Chandrasekaran, and Barbara Chapman Journal of Concurrency and Computation: Practice and Experience, August 2015

Compiler vs Hand-Written

Applications	Domains	OpenACC Directive Combinations	Lines of Code Added vs Serial		Speedup Over		
			OpenMP	OpenACC	Seq	OpenMP	CUDA
Needleman- Wunsch	Bioinformatics	data copy, copyin kernels present loop gang, vector, private	6	5	2.98	1.28	0.24
Stencil	Cellular Automation	data copyin, copy, deviceptr kernels present loop collapse, independent	1	3	40.55	15.87	0.92
Computational Fluid Dyanmics (CFD)	Fluid Mechanics	data copyin, copy, deviceptr data present, deviceptr kernels deviceptr kernels loop, gang, vector, private loop gang, vector acc_malloc(), acc_free()	8	46	35.86	4.59	0.38
2D Heat (grid size 4096*4096)	Heat Conduction	data copyin, copy, deviceptr kernels present loop collapse, independent	1	3	99.52	28.63	0.90
Clever (10Ovals)	Data Mining	data copyin kernels present, create, copyin, copy loop independent	10	3	4.25	1.22	0.60
FeldKemp (FDK)	Image Processing	kernels copyin, copyout loop, collapse, independent	1	2	48.30	6.51	0.75

NAS Parallel Benchmarks for GPGPUs using a Directive-based Programming Model, Rengan Xu, Xiaonan Tian, Sunita Chandrasekaran, Yonghong Yan and Barbara Chapman 27th International Workshop on Languages and Compilers for Parallel Computing (LCPC2014)

AXPY Example with OpenMP: Multiple device



Hybrid OpenMP (HOMP) for Multiple Accelerators

```
/* align computation with data using ALIGN(x)*/
   void axpy_homp_v1(REAL* x, REAL* y, int n, REAL a) {
 2
     #pragma omp parallel target device (*) \
 3
 4
           map(tofrom: y[0:n] distribute(BLOCK)) \
 5
           map(to: x[0:n] distribute(BLOCK),a,n)
6
7
8
9
    #pragma omp parallel for distribute(ALIGN(x))
     for (int i = 0; i < n; ++i)</pre>
       y[i] += a * x[i];
  }
10
11 /* align data with computation using ALIGN*/
   void axpy_homp_v2(REAL* x, REAL* y, int n, REAL a) {
12
     #pragma omp parallel target device (*) \
13
           map(tofrom: y[0:n] distribute(ALIGN(loop))) \
14
15
           map(to: x[0:n] distribute(ALIGN(loop)),a,n)
     #pragma omp parallel for distribute(AUTO)
16
17 loop: for (int i = 0; i < n; ++i)
       y[i] += a * x[i];
18
19 }
```

HOMP: Automated Distribution of Parallel Loops and Data in Highly Parallel Accelerator-Based Systems, Yonghong Yan, Jiawen Liu, and Kirk W. Cameron, The IEEE International Parallel & Distributed Processing Symposium (IPDPS) 2017

Three Challenges to Implement HOMP

- 1. Load balance when distributing loop iterations across computational different devices (CPU, GPU, and MIC)
 - We developed 7 algorithms of loop distribution and the runtime select algorithms based on computation/data intensity
- 2. Only copy the associated data to the device that are needed for the loop chunks assigned to that device
 - Runtime support for ALIGN interface to move or share data between memory spaces
- Select devices for computations for the optimal performance because more devices ≠ better performance
 - CUTOFF ratio to select device

Offloading Execution Time (ms) on 2 CPUs + 4 GPUs + 2 MICs and using CUTOFF_RATIO

		Execution Time (ms) on 2	2 CPUs + 4 G	iPUs + 2 MI	Cs				
									1
sum-300M		291.86							1
	SCHED PROFILE AUTO	407.61	In	e algorithm t	nat delivers tr	le best perfo	rmance witho	ut CUTUFF	
	MODEL 2 AUTO	545.66				2 4 2			
	MODEL 1 AUTO	261.99				J. + J			1
	SCHED GUIDED	779.83	Th	e algorithm w	ith 15% CUTO	F_RATIO that	t delivers the k	est performar	nce
	SCHED_DYNAMIC	211.11	an	d its speedup	against the be	st algorithm t	hat does not ι	se CUTOFF	1
	BLOCK	752.22		1					
25	MODEL_1_AUTO(15% CUTOFF)	432.17							
5 I2d	MODEL_2_AUTO	1504.45		1					1
enci	MODEL_1_AUTO	1482.90							
ste	BLOCK	5054.33					· · · · · · · · · · · · · · · · · · ·		1
	SCHED_PROFILE_AUTO(15% CUTOFF)	709.63 0.55							
ž	MODEL_PROFILE_AUTO	555.21							
C-48	SCHED_PROFILE_AUTO	793.04							1
tve	MODEL_2_AUTO	953.50							1
ma	MODEL_1_AUTO	1060.35							
	SCHED_DYNAMIC	400.75							1
	BLOCK	1459.78							1
	MODEL_2_AUTO(15% CUTOFF)								
			1	1	1	1	1	1	
14			1	1	1	1	1	1	
n-		2800 50		1	1	1		'	
nat		21587.16		T		1	1	, , , , , , , , , , , , , , , , , , ,	
-	SCHED_GOIDED	3664.08		1			1		
	BLOCK	20989 67		1	1	1	1		
	MODEL 1 AUTO(15% CUTOEE)	272.80							
	MODEL PROFILE AUTO	1723.84				1			
56	SCHED PROFILE AUTO	1695.45							
5-p	MODEL 2 AUTO	274.32							
, mc	MODEL_1_AUTO	277.19							
_	SCHED_GUIDED	885.80							
	SCHED_DYNAMIC	3508.77			-		·		
	MODEL_PROFILE_AUTO (15% CUTOFF)	306.26							
py-10B	MODEL_PROFILE_AUTO	514.63							
	SCHED_PROFILE_AUTO	767.02							
	MODEL_2_AUTO	1017.77		-					1
ax	MODEL_1_AUTO	653.72							1
	SCHED_DYNAMIC	412.29							1
	BLOCK	1423.10		1		,			J
	0.0	00 200.00 400.00 600.00 8	300.00 100	00.00 120	00.00 140	0.00 160)0.00 180	0.00 2000	J.00
			TOTAL OF	F TIME(ms)					

Speedup From CUTOFF

- Apply 15% CUTOFF ratio to modeling and profiling
 - Only those devices who may compute more than 15% of total iterations will be used
 - Thinking of 8 devices (1/8 = 12.5%)

Benchmarks	Devices used	CUTOFF Speedup		
ахру-10В	2 CPU + 4 GPUs	1.35		
bm2d-256	2 CPU + 4 GPUs	1.01		
matul-6144	4 GPUs	2.68		
matvec-48k	4 GPUs	0.56		
stencil2d-256	4 GPUs	3.43		
sum-300M	2 CPUs + 4 GPUs	2.09		